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Abstract 
This dissertation is dedicated to a comprehensive study and 
performance analysis of the transformer-less Multilevel Cascaded H-bridge 
Inverter (MCHI) based STATic synchronous COMpensator (STATCOM). 
Among the shunt-connected Flexible AC Transmission System (FACTS) 
controllers, STATCOM has shown extensive feasibility and effectiveness in 
solving a wide range of power quality problems. By referring to the literature 
reviews, MCHI with separated DC capacitors is certainly the most versatile 
power inverter topology for STATCOM applications. However, due to the ill-
defined transfer functions, complex control schemes and formulations were 
emerged to achieve a low-switching frequency high-bandwidth power control. 
As a result, adequate controller parameters were generally obtained by using 
trial and error method, which were practically ineffective and time-consuming. 
In this dissertation, the STATCOM is controlled to provide reactive power 
(VAR) compensation at the Point of Common Coupling (PCC) under different 
loading conditions. The goal of this work is to enhance the performance of the 
STATCOM with the associated proposed control scheme in achieving high 
dynamic response, improving transient performance, and producing high-
quality output voltage waveform. To evaluate the superiority of the proposed 
control scheme, intensive simulation studies and numerous experiments are 
conducted accordingly, where a very good match between the simulation 
results and the experimental results is achieved in all cases and documented in 
this dissertation.  
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ccdv  Resultant STATCOM active/real/d-axis voltage of an operating 
point 
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*
ccqv  Resultant STATCOM reactive/q-axis voltage of an operating 
point 
Lv   Voltage drop across fL  
pccv    Grid voltage 
pccdv   Grid active/real/d-axis voltage 
pccqv   Grid reactive/q-axis voltage 
DCV   Total DC-link voltage 
_DC dV   DC-link active/real/d-axis voltage 
_DC qV   DC-link reactive/q-axis voltage 
*
_DC dV   Resultant DC-link active/real/d-axis voltage 
DC_maxV  Maximum DC-link voltage 
DC_minV   Minimum DC-link voltage 
SOV   DC voltage source 
ω   Grid angular frequency 
_cross boostω  Boost converter’s crossover frequency 
_cross buckω  Buck converter’s crossover frequency 
_p boostω  Boost converter’s pole-frequency 
_p buckω  Buck converter’s pole-frequency 
_z boostω  Boost converter’s zero-frequency 
_z buckω   Buck converter’s zero-frequency 
fZ   Coupling impedance 
δ    Phase difference between pccv  and cv  
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List of Parameters and Variables 
ϕ   Phase difference between pccv  and ci  (i.e., PF angle) 
θ   Phase angle of pccv  
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 Chapter 1 Introduction 
The penetration of renewable energy and increased capacity of 
distributed generations have introduced power quality and efficiency issues to 
the modern power networks due to unmanaged power flow. These include 
low-power factor (PF), voltage disturbances, excessive harmonics as well as 
voltages and/or currents unbalance. Reactive loads, which naturally possess 
low-PF, draw excessive VAR restricting the maximum active power transfer 
and moreover, adding losses to power transmission and distribution systems 
[1]. Voltage disturbances (i.e., sags, swells, transients, and variations) which 
are caused by low-PF loads and sudden fluctuation of the load, contribute to 
the failure of electronic components causing malfunction of modern process 
control and undesired trips [2]-[3]. In addition, the unbalanced power flow 
which are caused by uneven distribution of single-phase loads over the phases, 
induces additional losses to the electrical equipment restricting their tolerance 
in terms of reliability and stability (i.e., shorter lifespan) [4]-[5].  
In recent years, electrical and electronic equipment have become ever 
more technically advanced; in many cases, followed by increased voltage sag 
susceptibility. As a result, there are more interruptions in the production phase 
with an increased power quality related costs. Therefore, it is essential to 
improve the voltage stability of the utility power network systems under both 
contingency and normal operating conditions [6]. 
The aforementioned phenomena arising from unmanaged power flow 
appear to be more significant in weak power system where the grid impedance 
is relatively high [3]. Generally, by controlling the reactive current, these 
problems can be minimized or even fully eliminated. In the past few decades, 
the rapid growth in power electronics industry has opened up opportunities for 
improving the operation and management of the utility power network systems 
[7]. This led to the development of FACTS controllers, such as VAR 
compensators, to enhance neighbouring utilities and regions into more 
economical and reliable exchange of power [8]-[9]. Particularly, the 
development of shunt-connected STATCOM has played a major role in 
FACTS. 
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The conventional three-level six-pulse voltage source inverters (VSIs) 
based STATCOM have proven their effectiveness, practicality, and superiority 
over the traditional shunt-connected compensators to provide harmonic 
elimination, VAR compensation, and voltage regulation features [26]. One 
reason for these is because it has no mechanical inertia (i.e., like a 
synchronous machine). Thus, STATCOM can provide quicker response to the 
changing conditions in the power system, which can theoretically go from full 
lag to full lead in a few cycles [10]-[11]. In addition, STATCOM integrated 
with Energy Storage Systems (ESS) has wider adjustable active current range 
to provide support for applications that require heavy active current 
compensation. For these reasons, many industries have started to employ 
STATCOM in their power network for power quality improvements and long 
term cost savings [12]-[24]. Appendix A shows the list of STATCOM 
installations in operation and under construction across the world. 
Multilevel inverters have proven their ability to overcome the 
problems associated with the conventional VSIs; therefore, received an 
extensive research over the last few decays [25]-[28]. There are various 
multilevel inverter topologies that have been proposed and reported in the 
open literature [29]. Among all these, MCHI has been an attractive topology 
for STATCOM system due to its modularization, extensibility, control 
simplicity, and the ability to provide negative sequence current compensation 
[30]. The structure of MCHI is simply formed by connecting several H-bridge 
inverters with separated DC sources in series to produce a multilevel staircase 
waveform which is virtually sinusoidal as the number of level increases [31]-
[59]. 
On the other hand, the choice of modulation technique plays an 
important role in STATCOM systems as it has a high impact on the 
compensation objectives, transient, as well as steady-state performances. 
Therefore, several multilevel PWM techniques have been investigated, 
proposed, and documented in the literature including CB-PWM [62]-[66], 
space vector modulation (SVM) [66]-[79] and MSHE-PWM [80]-[99]. 
Among these techniques, MSHE-PWM offers a tight control of the low-order 
harmonics with considerable low-equivalent switching frequency; therefore, 
leading to low-switching power loss and good harmonic performance. Thus, it 
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is considered a competitive solution for medium- and high-power conversion 
systems such as STATCOM and other utility based inverters. 
Furthermore, the selection of appropriate control scheme is an essential 
factor which defines the performance of a STATCOM system as well as its 
ability to detect and response to power exchange demands with high precision 
and speed. Several control schemes of MCHI based STATCOM have been 
implemented for reactive current compensation and voltage regulation by 
using either frequency- or time-domain approach to meet the predefined 
performance requirements [156]. Most recent algorithm development adopts 
time-domain approach due to its ability to compute the reference currents and 
precisely traces the load changes almost instantaneously. The well-known abc-
to-dq transformation or else known as Synchronous Rotating reference Frame 
(SRF), which incorporates decoupling feed-forward/feedback systems with 
appropriate control algorithms, is commonly used to achieve lower steady-
state errors and acceptable transient characteristics in response to a step 
change of the loading conditions.  
The next section briefly introduces several types of FACTS controllers. 
 
1.1 FACTS and Shunt-connected Controllers 
The concept and development of FACTS technology were pioneered 
by N. G. Hingornani and L. Gyugyi in late 1980s [100]-[102] to enhance the 
value of electrical energy [10]. The term “FACTS” covers a whole range of 
power electronic controllers and has been defined by IEEE as [1]: 
“A power electronic based system and other static equipment that 
provide control of one or more AC transmission system parameters to enhance 
controllability and increase power transfer capability.” 
FACTS controllers offer various functions such as [10]: 
i) Contributing to emergency control by avoiding cascading outages; 
ii) Damping of oscillations to improve power system stability; 
iii) Regulating the power flows and providing VAR support to prevent of 
voltage collapse; 
iv) Secure loading of transmission lines near their thermal limits. 
33 
 
1.1 FACTS and Shunt-connected Controllers 
Generally, these controllers are categorized as following: 
a) Series controllers (see Figure 1-1(a)): Inject voltage in series with the 
line either by variable series impedance multiplied with the current 
flow through it or by power electronics based variable source. 
b) Shunt controllers (see Figure 1-1(b)): Inject current into the power 
system at the PCC either by variable shunt impedance connected to the 
line voltage or by power electronics based variable source, or both. 
c) Combined series-series controllers (see Figure 1-1(c)): Provide 
independent series VAR compensation for each line and also transfers 
real power among the lines via the DC power link. 
d) Combined series-shunt controllers (see Figure 1-1(d)): Inject current 
and voltage into the power system via the shunt and series parts of the 
controller, respectively. Real current can be exchanged between the 
controllers via the DC power link. 
Series 
controllers 
vc
 
Shunt 
controllers 
ic
PCC
 
(a)     (b) 
Series 
controllers
Series 
controllers
VDC
 
Series 
controllers
Shunt 
controllers 
vc
ic
VDC
PCC
 
(c)     (d) 
Figure 1-1. Types of FACTS controllers: (a) series controller, (b) shunt 
controller, (c) combined series-series controller, and (d) combined series-shunt 
controller. 
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Among those controllers, shunt controllers are the most cost-effective choice 
for compensating VAR and harmonics with satisfactory voltage profile in the 
existing transmission lines [103]. They have been recognized in enhancing the 
system’s transient stability as well as damping the power oscillations at a 
substation bus/PCC by injecting a combination of active and reactive currents 
[10].  
For these reasons, the next subsections address on the functions of 
shunt-connected FACTS controllers. 
 
1.1.1 First Generation of Shunt-Connected FACTS Controllers 
The first generation of shunt-connected FACTS controllers provides 
the required reactive current into the power system through variable reactive 
impedance controlled by thyristor switches [10], [104]. This variable 
impedance is formed by the combination of traditional capacitor and 
inductor/reactor banks. As long as the injected reactive current is in phase 
quadrature with the grid voltage, these controllers only consume or supply 
variable reactive current. Particularly, the shunt-connected inductors are 
applied to minimize the transmission lines’ overvoltage during light load 
conditions, whereas under heavy load conditions, shunt-connected capacitors 
are employed to maintain the grid voltage-levels closed to its rated value. 
Some of the first generation shunt-connected FACTS controllers are [10]: 
a) Thyristor Controlled Reactor (TCR) (see Figure 1-2(a)): The effective 
reactance of a fixed inductor is continuously varied by partial 
conduction of the bidirectional thyristor valve with firing delay angle 
control. 
b) Thyristor Switched Reactor (TSR) (see Figure 1-2(a)): The effective 
reactance of a fixed inductor is varied in steps by full- or zero- 
conduction operation of the bidirectional thyristor valve. 
c) Fixed Capacitor, Thyristor Controlled Reactor (FC-TCR) (see Figure 
1-2(b)): The constant capacitive VAR generation of the fixed capacitor 
is opposed by the variable VAR absorption of the TCR to produce the 
required VAR output. 
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d) Thyristor Switched Capacitor (TSC) (see Figure 1-2(c)): The effective 
reactance of a fixed capacitor is varied in steps by fully open or close 
the bidirectional thyristor valve. A current limiter is usually employed 
to limit the surge current in the thyristor valve when the transient free 
switching conditions are not satisfied (i.e. capacitor residual voltage 
and the applied AC voltage are not equal). 
e) Thyristor Switched Capacitor, Thyristor Controlled Reactor (TSC-
TCR) (see Figure 1-2(d)): Consists of a number of TSC branches to 
approximate the VAR demand along with a TCR device to cancel the 
surplus capacitive VAR. 
f) Static VAR Compensator (SVC): A combination of TCR, TSR, and/or 
TSC whose output is adjusted to exchange capacitive or inductive 
current so as to control specific parameters of the power system, 
typically the grid voltage. 
 
PCC
 
PCC
 
(a)      (b) 
PCC
 
PCC
 
(c)     (d) 
Figure 1-2. Shunt-connected controllers: (a) TCR or TSR, (b) FC-TCR, (c) 
(TSC), and (d) TSC-TCR or SVC. 
36 
 
1.1 FACTS and Shunt-connected Controllers 
Due to the slow response of switching capacitors, the SVC would not be able 
to timely trace the fast changing reactive current reference unless the rate of 
change is very low (i.e., hundreds of fundamental cycles and above [10]). 
Nevertheless, the presence of high-power semiconductors with gate turn-off 
capability has led to the possibility of generating controllable reactive directly 
by various power electronics switching inverters [9].  
The next subsection addresses the functions and benefits of the static 
inverters based shunt-connected FACTS controllers. 
 
1.1.2 Second Generation of Shunt-Connected FACTS Controllers 
The second generation of shunt-connected FACTS controllers is based 
on high-power static inverter, which controls the current with the connected 
network to provide the common compensation characteristic of the former. 
Hence, these shunt controllers substantially lower the rating requirement of the 
passive elements (i.e., capacitors and inductors) and active components (i.e., 
diodes and switches) compared to the conventional variable impedance 
controllers. STATCOM (see Figure 1-3) is an advanced version of SVC which 
consists of a PWM switching inverter with capacitor connected at the DC-link. 
Its AC output voltage is continuously adjusted based on the reactive current 
demand such that the required reactive current is flowing to the power system 
through the coupling inductor or transformer. 
PCC
 
Figure 1-3. Single-line diagram of VSI based STATCOM. 
 
The STATCOM offers several advantages compared with the SVC of the 
same power ratings. This includes [10], [105]-[108]: 
i) Ability to maintain and operate across its full output current range (i.e. 
from maximum capacitive to maximum inductive output current) even 
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at low AC system voltage (i.e., typically about 0.2 p.u. at which the 
inverter still would be able to absorb the necessary real current from 
the AC system to supply its operating losses) [10]; 
ii) Attain short time overload capability (i.e., over 200%) with proper 
choice of thermal and design ratings [109]-[110]; 
iii) Capability to exchange real power for enhancing dynamic 
compensation, improving power system efficiency, and preventing 
power outages; 
iv) Faster response time and greater control transient stability margin; 
v) Significant size reduction due to reduce number of passive elements, 
hence, less construction cost. 
 
The next subsection briefs the operating principals of the shunt-
connected STATCOM. 
 
1.1.2.1 Operating Principals of the STATCOM 
Figure 1-4 illustrates a single-line block diagram of the STATCOM 
which is shunted to the power system via a coupling inductor Zf or a tie 
reactance, which in practical is provided by the per phase leakage inductance 
of the coupling transformer, at the PCC [10]. The STATCOM itself consists of 
a self-commutated VSI in addition to the control circuit and ESS. 
AC is = isd ± jisq il = ild ± jilq
ic = ∓ jicq
Rs Ls
Zf
PCC
Control 
System
PWM 
Modulation
STATCOM
Vdc
+
-
vc
Zs
Reactive 
Load, Zl
 
Figure 1-4. Key component of a typical STATCOM system. 
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Details regarding the total harmonic distortion (THD) of the STATCOM 
output current ic and its dynamic response with respect to the size of the 
inductor (i.e., inductance) and the operating range of the inverter were 
demonstrated by Kumar in [111]. It was concluded that for a given output 
current and operating voltage, the minimum size of the coupling inductor is 
decided by the STATCOM output current THD while the maximum 
inductance is limited by the operating range of the inverter as well as the cost. 
Besides that, extensive reviews regarding on the influence of PWM 
parameters (i.e., switching frequency) and amplitude modulation ratio on the 
coupling transformer’s iron losses were presented by Boglietti et al. [112], Liu 
et al. [113], as well as Deepthi and Saxena [114]. These studies concluded that 
the amplitude modulation ratio plays an important role in the iron loss while 
the effect of switching frequency on the iron loss is negligible. The reason is 
that at a higher amplitude modulation ratio, the amplitude of the harmonic 
components becomes relatively low; therefore, reducing the iron loss. 
Figure 1-5 depicts a single-phase equivalent circuit of the STATCOM, 
where vpcc is the grid voltage; ic and vc are the STATCOM’s current and 
voltage, respectively. 
Lf
vpcc vc
ic
+
-
+
-
vL
 
Figure 1-5. Single-phase equivalent circuit of the STATCOM. 
 
By controlling the amplitude of vc and its phase angle with respect to vpcc, one 
can control the real and reactive current exchange between the power system 
and the STATCOM through the coupling inductor. For instance, when vc 
exceeds vpcc, the STATCOM is operating in capacitive mode and supplies 
reactive current to the PCC. Conversely, the STATCOM is operating in 
inductive mode and draws reactive current from the PCC whenever vc is lower 
than vpcc. This is clearly illustrated by the phasor diagram of Figure 1-6, where 
vc and vpcc are controlled to be in-phase for pure reactive current exchanges. 
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vpcc
vc
vL
ic
 
(a) 
ic
vpcc
vc vL
 
(b) 
vpcc
vc
 
(c) 
Figure 1-6. Phasor diagram of STATCOM operating in (a) capacitive, (b) 
inductive, and (c) floating mode. 
 
However, if vc is equal and in-phase to vpcc, the STATCOM is operating in 
floating mode and there is no exchange of active and/or reactive currents (see 
Figure 1-6(c)). On the other hand, if vc lags vpcc by an angle δ, active current 
will be absorbed by the STATCOM and when vc leads vpcc, the STATCOM 
delivers active current to the PCC. 
Figure 1-7 depicts the steady-state four quadrants operating range of 
the STATCOM in the PQ plane, where the active and reactive variables are 
defined in cosine and sine functions, respectively. The conventional 
STATCOM, which incorporates a VSI with a DC-link capacitor, has only two 
steady-state operating modes. These modes are resided in quadrant I (i.e., 
capacitive mode) and quadrant III (i.e., inductive mode) of the phasor diagram 
depicted in Figure 1-7. However, for the STATCOM integrated with Battery 
Energy Storage System (BESS), the steady-state operating modes can be 
expanded and equally operated in all four quadrants [35]. 
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Figure 1-7. Four-quadrant operation of STATCOM. 
 
Equation (1-1) defines the amount of active and reactive current exchange 
through the coupling inductor as follows: 
( ) ( )cos j sin jpcc cc c c c cd cq
f
v v
i i i i i i
Z
δ
ϕ θ θ= = = ± ± = ± ±
− ∠
∠  (1-1) 
where δ is the phase difference between vpcc and vc, Zf is the coupling 
impedance, φ (i.e., PF angle) is the phase difference between ic and vpcc, icd is 
the active or real current used to charge and discharge the DC-link storing 
devices, and icq is the reactive current flowing through Lf. 
 
Based on (1-1) the amount of apparent, active, and VAR exchange between 
the power system and the STATCOM are defined by (1-2), (1-3) and (1-4), 
respectively. 
c pcc cS v i=  
(1-2) 
 
c pccd cd pccq cqP v i v i= −  
(1-3) 
 
c pccd cq pccq cdQ v i v i= +  (1-4) 
where vpccd and vpccq define the d-axis and q-axis grid voltage, respectively. 
 
From Figure 1-4, VSI is an essential part for the STATCOM system 
[115]-[117]. The conventional VSI based STATCOM is started off with two-
level inverter, or else known as six-pulse inverter in three phase systems, 
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employing turn-off capability semiconductor devices. However, there are 
several problems associated with this configuration. This includes multi-pulse 
inverters which are structured by cascading multiple six-pulse inverters 
through different configurations of transformer connections in an effort to 
enhance harmonic performance and increase the output power [118]-[121]. 
These transformers are uneconomical and contribute to more than half (i.e. 
about 70%) of the total losses of the system [155]. Moreover, they are very 
bulky and unreliable due to magnetizing and surge overvoltage problems 
caused by saturation of the transformers in transient states [24].  
With the rapid development of power semiconductor technologies, 
multilevel VSI topologies are proven to be more superior over the 
conventional counterpart in a wide range of applications, especially FACTS 
technology. Many novel multilevel inverter topologies are realized and 
patented, along with plentiful modulation techniques and control schemes, 
which have been developed to cater for different STATCOM applications and 
performance requirements. However, among all the multilevel inverter 
topologies, MCHI with separated DC capacitors is recognized to be the most 
feasible topology for many reasons in VAR compensation.  
The next section reviews the employment of MCHI topology in 
STATCOM systems. 
 
1.2 Review of Multilevel Cascaded H-bridge Inverter Based 
STATCOM 
The concept of MCHI was employed to STATCOM system for the 
first time in 1997 [24], [31]. Since then, more research and development on 
this topology have been carried out from low-power applications, such as 
electric vehicles, to very high-power applications, such as adjustable-speed 
drive applications and FACTS controllers. Basically, MCHI synthesizes its 
phase voltage by adding and subtracting the voltage-levels produced from 
each H-bridge inverter [26]. By simply stacking of more H-bridge inverters, 
high-number of output voltage-levels with good harmonic performance can be 
achieved by switching the power semiconductor devices at the fundamental 
frequency only. This naturally minimizes the entire system losses and 
moreover, alleviates the necessity of coupling transformer and higher-order 
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(i.e., large size) output filter [27]. Furthermore, a three-phase MCHI topology, 
which composed of three identical phase-legs of series-connected H-bridge 
inverters, can generate different output voltage waveforms to compensate and 
rebalance the reactive currents in a three-phase network. All these features, 
therefore, make the MCHI a promising topology compared to others in 
modern FACTS technology [28]-[30]. 
To date, the combination of MCHI topology and STATCOM concept 
remains as an interesting topic for researchers to enhance its dynamic and 
transient performances using different control schemes [31]-[59]. Generally, a 
complete STATCOM controller consists of external, internal, and gate control. 
Same as other inverter topologies, MCHI comprises a great number of gate-
controlled semiconductor switches. The gating commands for these switches 
are generated by the internal controller in response to the real and/or VAR 
reference signals provided by the external controller. Thus, in order to achieve 
a stable and efficient operation of STATCOM, an adequate mathematical 
model of these controllers is required to define and optimize their parameters. 
Furthermore, it is worth noting that a STATCOM is required to response and 
reached steady-state within 200ms according to the grid codes [122]. 
Another challenge associated with MCHI topology is choosing a 
modulation technique which is capable of producing good quality waveforms 
with minimum filtering and a low-switching frequency. The low-switching 
frequency of the devices is important since for a high power inverter, the 
switching losses of the power semiconductor devices will contribute 
significantly to power losses in the inverter; therefore reducing its efficiency 
[60]. For instance, an interesting comparison between the switching frequency 
(i.e., ranging from 1 kHz to 12 kHz) and the IGBT inverter was demonstrated 
by Malfait et al. [61]. It was concluded that the inverter loss reaches a 
minimum around a frequency of 3 kHz. 
 
1.3 Problem Statements 
Generally, there are significant trade-off between the integral function, 
dynamic response, and steady-state error (i.e., transient performance) when 
considering a PI controller in a control system. For instance, with high integral 
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gain, zero steady-state error can be achieved but at the expenses of poor 
dynamic response. However, when it comes to multilevel inverter, simply 
stacking more H-bridge inverters will achieve high bandwidth and good 
harmonic performance; therefore, fundamental (i.e., low) switching frequency 
as well as low integral gain can be employed to achieve a satisfactory dynamic 
response and low steady-state error. In addition, the use of MCHI enabling the 
elimination of bulky, heavy, and costly line frequency transformer [42], [153]-
[154], which contributes to almost 70% of the total power losses per a MVA 
rating [155]. 
In the past two decades, numerous control schemes have been applied 
to the MCHI based STATCOM with a particular emphasis on the dynamic and 
transient responses in providing VAR compensation [24]-[59]. In most cases, 
the Proportional Integral (PI) controllers have been considered as the simplest 
way to perform control actions in the feedback loops. However, several works 
have revealed that the PI-controllers could not provide precise tracking of the 
command values [9] due to the variations of parameters and operating points 
[40], [45] that leads to poor transient response and instability of the 
STATCOM system [48]. Moreover, methods to remedy the issues involve 
high-switching frequency (i.e., 5 kHz [154], 10 kHz [9], 12 kHz [55] and 
[185]) to attain the desired current loop bandwidth as well as complicated 
rules and factors to relate the input variables to the output model properties 
[45]-[46]. Besides that, the controller’s parameters (i.e., gain parameters) were 
not specifically defined [31]-[33] and moreover, details on the modulation 
technique as well as the employment of both the sampling and switching 
frequencies are not discussed. In addition, a high-number of levels increases 
the control complexity and introduces voltage imbalance problems [42], [45], 
[46]; therefore, complex formulations of the external controller come at the 
expenses of increased computational burden of Digital Signal Processor (DSP) 
as well as deteriorating the reliability and stability performance of the overall 
control system. 
On the other hand, conventional MSHE-PWM technique with equal 
DC voltage-levels is usually selected to eliminate the defined low-order 
harmonics with limited switching frequency and thus, to avoid the steady-state 
resonance. However, when the transient event occurs, the SHE has limited 
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capability to damp the resonance due to the time delay in real-time 
implementation [50]-[51].  
 
1.4 Objectives of the Dissertation 
The aim of this dissertation is to present the modelling of MCHI based 
STATCOM for compensating the VAR at the PCC, along with the proposed 
new reactive current reference algorithm (i.e., icq*) that enables simple 
decoupling feed-forward current control design (i.e., the proposed control 
scheme). The decoupling feed-forward current controller provides 
instantaneous response without using any integral function and filtering circuit, 
while utilizing the proposed icq* algorithm to minimize the steady-state error of 
the response in order to achieve closed loop transient response enhancement 
and low settling time (i.e., shorter response and oscillation period). For 
instance, instead of adjusting the PI coefficients of the controllers to attain 
good transient response for a particular system changes or loading condition 
[29], the proposed icq* algorithm utilized the availability of variables, which is 
the grid vpcc and STATCOM voltage vc, to achieve that without sacrificing the 
dynamic performance. In addition, the proposed control scheme can be equally 
applied irrespective of the number of levels under any loading conditions.  
Besides that, this dissertation exploits the feature of the newly 
developed MSHE-PWM technique into the proposed STATCOM system [98]. 
The proposed MSHE-PWM method increases the degree of freedoms in the 
formulation with variant DC voltage-levels and hence, the number of 
harmonics to be eliminated with relatively low-switching frequency (i.e., 1.6 
kHz); therefore, leading to better harmonic profile and wider inverter’s 
bandwidth. It could also find the solution of the constant switching angles for 
a much wider range of Modulation Index (MI) when compared with the fixed 
DC voltage-levels case. Furthermore, the method provides constant switching 
angles and linear pattern of DC voltage-levels over the full range of the mi, 
which in turns eliminates the tedious steps and eases the implementation of the 
MSHE-PWM for dynamic systems such as STATCOM. All these 
advantageous are illustrated in the chapters that follow. 
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The main objectives of this research are: 
i) To study and understand the working concepts and theories of 
STATCOM to line integration and develop simulation circuits to 
assimilate the real STATCOM; 
ii) To develop a control scheme for VAR compensation, taking into 
consideration the response time and the compensation accuracy; 
iii) To introduce MCHI with the MSHE-PWM technique to overcome the 
limitations of the conventional inverters and modulation techniques for 
STATCOM to grid application systems. The work minimizes the total 
harmonic distortion of the inverter output as well as the inverter losses;  
iv) To validate the effectiveness of the proposed control 
algorithms/scheme with a scaled down laboratory prototype in 
providing VAR compensation and PF correction. 
 
1.5 Dissertation Contributions 
The key contributions of this work are summarized as follows: 
i) This dissertation presents an overview of the most widely used FACTS 
controllers, inverter topologies, and modulation techniques. The recent 
developed of control schemes for MCHI based STATCOM system are 
also analysed; 
ii) This dissertation proposes a generalized formulation for the decoupling 
feed-forward current controller to accurately attain the controller 
parameters; 
iii) This dissertation proposes a novel, simple, intuitive, and practical 
reactive current reference algorithm (i.e., icq*) incorporated with the 
decoupling feed-forward current controller (i.e., the proposed control 
scheme) to enhance the transient response and steady-state error 
without an integral function in the feedback loop; 
iv) This dissertation extends the application of the proposed control 
scheme to MCHI combined with equal and variant DC voltage-levels; 
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v) This dissertation extends the newly developed MSHE-PWM with 
variable DC voltage-levels technique to MCHI based STATCOM 
system controlled by the proposed control scheme; 
vi) The implementation of the voltage closed loop controllers is presented 
for DC-DC buck- and boost-type converters; 
vii) This dissertation presents the detailed modelling of the STATCOM 
with its associated proposed control scheme using Matlab/Simulink; 
viii) This dissertation provides experimental verification to support the 
simulation findings as well as the ruggedness of the proposed control 
scheme. 
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1.7 Dissertation Outline 
The dissertation is organized as follows: 
Chapter 2 presents the fundamental concepts associated with the VSI 
based STATCOM including an overview of various configurations of 
multilevel VSIs. Since the fundamental focus of this dissertation is on MCHI 
based STATCOM, therefore, the common multilevel PWM techniques and 
control schemes for harmonic and VAR compensation are also documented in 
this chapter. 
Chapter 3 presents the mathematical derivation of the proposed control 
scheme with power decoupling capability to enhance the transient response of 
five-level CHI based STATCOM during the steady-state condition. The 
modelling of conventional CB-PWM technique is presented in this chapter as 
well. Selected simulation and experimentally validated results confirming the 
proposed control scheme are reported and thoroughly discussed. 
Chapter 4 present the new MSHE-PWM with variable DC voltage-
levels technique based STATCOM employing five-level CHI configuration 
controlled by the proposed control scheme. For simplicity, DC-DC converters 
with closed loop voltage control are utilized to provide variable DC voltage-
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levels required by each H-bridge inverter level. Their mathematical models 
derivation is also reported in the chapter. Analysis as well as simulation and 
experimental results highlighting the inherent advantages of the new technique 
are presented as well through a comparison with the former conventional CB-
PWM technique. 
Chapter 5 extends the newly developed MSHE-PWM technique and 
the proposed control scheme based STATCOM to the unbalanced three-phase 
AC system. The proposed control scheme based SRF along with its 
implementation to regulate as well as balance the grid voltages and currents 
are also demonstrated in this chapter. Only simulation results are presented to 
illustrate its enhanced characteristics. 
Chapter 6 gives the conclusions and future research directions for the 
work followed by several appendices containing information on the derivation 
of controllers and associated analysis. 
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 Chapter 2 Literature Review 
2.1 Introduction 
This chapter focuses on the operation principal of STATCOM system 
with more attention to the development of VSI topologies. Both conventional 
two-level inverters and multilevel inverters are discussed; highlighting the 
inherent advantages and disadvantages of each one. The chapter also presents 
the most commonly used modulation techniques for VSIs such as CB-PWM, 
SVM, and MSHE-PWM techniques. A particular consideration is also given to 
the control schemes of STATCOM as it forms the core subject of this 
dissertation. Numerous literatures were reviewed and studied covering the 
most recently developed and published methods. 
Chapter 2 is organized as follows: Section 2.2 describes the VSI 
technology along with the common inverter switching techniques and control 
schemes for VAR and/or harmonic compensation. Finally, the chapter is a 
summarized in Section 2.3. 
The next section presents the circuit configurations of STATCOM 
system. 
 
2.2 Key components of STATCOM System 
The STATCOM system has generally three main sub-systems or 
components which are categorized as follows: 
i) Self-commutated inverter (see Section 2.2.1) that consists of power 
semiconductors and energy storage devices and controlled to absorb 
and deliver power from/to the AC system; 
ii) Coupling inductor which interfaces the STATCOM with the power 
system as well as reduces the harmonic currents; 
iii) Control scheme (see Section 2.2.2) which performs feed-
forward/feedback control according to the measured variables and the 
command signals as well as produces PWM switching signals to drive 
the power inverter. 
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Although the focus of this dissertation is on the MCHI control schemes, for 
completeness, a brief review on the most widely applied inverter topologies, 
(i.e., conventional, diode- and capacitor-clamped) and modulation techniques 
(i.e., CB-PWM, SVM, and SHE-PWM) are also included. An intensive survey 
on the feed-forward/feedback control schemes based on dq-method is 
presented in a separate section later in this chapter. 
 
2.2.1 Self-commutated Inverters 
2.2.1.1 Conventional Inverters 
Conventional single-phase (i.e., H-Bridge) or three-phase (i.e., six-
pulse) inverters are usually referred to as two- and three-level inverters. These 
inverters generate the required AC waveform from a DC voltage (i.e., batteries, 
capacitors, etc.) and capable to transfer power in either direction. There are 
two basic categories of such inverters [10]: 
i) Current Source Inverter (CSI) (see Figure 2-1(a)) uses inductive 
energy storage as a DC current source, in which DC current flow 
always has one polarity and the power reversal takes place through 
reversal of DC voltage polarity; 
ii) VSI (see Figure 2-1(b)) uses capacitive energy storage as a DC voltage 
source, in which DC voltage always has one polarity and the power 
reversal takes place through reversal of DC current polarity. 
 
However, VSI is often favoured over CSI as the building block of STATCOM 
due to the following reasons [10]: 
i) Current source termination by a current charged inductor is much 
lossier than the voltage source termination by a voltage charged 
capacitor; 
ii) CSI requires additional capacitive filter Cf for voltage source 
termination, whereas VSI has a natural current source termination 
which is provided by the leakage inductance of the coupling 
transformer; 
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iii) Each power semiconductor of the CSI requires additional overvoltage 
protection device (i.e., bi-directional diode) for clamping the 
commutation voltage transients. 
 
VDC
Cf
L
a
b
c
 
(a) 
VDC C
a
b
c
 
 (b) 
Figure 2-1. Conventional three-phase six-pulse (a) CSI and (b) VSI. 
 
In conclusion, VSI surpasses CSI in terms of construction cost, dynamic 
performance capabilities, and ease of control. Nevertheless, there are several 
problems associated with these configurations in high-power applications: 
i) Power capability is limited due to the constraint number of series 
connected power semiconductors; 
ii) High PWM switching frequency (i.e., more than 10 kHz) is required to 
achieve optimal harmonic performance but that comes at the expenses 
of higher power losses, stress, and heat on the power semiconductors 
[122]-[124]; 
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iii) Bulky, heavy, and costly line frequency transformer is required to 
boost the inverter voltage to the grid voltage-level.  
 
These lead to the advent of multilevel inverters as a new type of power 
inverter option for high-power applications, which can create higher voltages 
and reduce harmonics by its own circuit topology [25]-[28].  
The next subsection discussed different multilevel inverter topologies. 
 
2.2.1.2 Multilevel Inverters 
The concept of multilevel VSI was first introduced and patented by 
Baker and Bannister in 1975 [125]. Since then, plentiful researches and studies 
have been carried out, aiming to produce a staircase waveform akin to an ideal 
sinusoidal waveform with better harmonic spectrum. For the last three decades, 
three main multilevel inverter topologies have been proposed, namely, 
Multilevel Diode-Clamped Inverter (MDCI), Multilevel Capacitor-Clamped 
Inverter (MCCI), and MCHI with separated DC sources. Moreover, abundant 
modulation and control schemes have been developed and implemented for 
multilevel inverters to cater for different performance requirements.  
The following subsections describe the aforementioned multilevel 
inverter topologies. 
 
2.2.1.2.1 Multilevel Diode-Clamped Inverter 
The MDCI topology was unveiled by Nabae in 1981 with a three-level 
Neutral Point Clamped (NPC) VSI [126]. Consequently, several studies have 
been reported and published for four- [127]-[128], five- [129]-[134], six- 
[135]-[139], and eleven-level [136] diode-clamped inverter for various 
applications including motor drives, Photo-Voltaic (PV), and STATCOM 
applications. The basic operation principle of MDCI can be found in [27]. As 
an example, a single-phase five-level diode-clamped inverter is shown in 
Figure 2-2 with four series capacitors connected across the DC-link. 
Generally, an MN-level diode-clamped inverter requires 2 × (MN-1) 
power semiconductors, (MN-1)× (MN-2) clamping diodes, and (MN-1) DC-link 
capacitors.  
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Figure 2-2. Phase-leg of a five-level diode-clamped inverter [140]. 
 
These diodes are used to clamp the voltage across each DC capacitor at 
VDC/(MN-1) in order to achieve multi-step output voltage waveform. However, 
there are a number of drawbacks associated with this topology which are 
summarized as follows [31], [27]: 
i) Different voltage ratings of diodes are required to achieve VDC/(MN-1) 
across each DC capacitor due to unbalance charging and discharging at 
different levels; 
ii) Each inverter level requires different current ratings of power 
semiconductors due to different duty cycle of operation; 
iii) Impractical to implement for an inverter above five-level due to the 
excessive number of diodes required and DC capacitor voltage 
balancing issues; 
iv) Difficult to get optimized physical power circuit layout due to stray 
inductance of the interconnection between power components; 
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therefore, leading to generate overvoltage due to significant rate of 
current change which may damage the power switches [138]. 
 
2.2.1.2.2 Multilevel Capacitor-Clamped Inverter 
The MCCI or else known as multilevel flying-capacitor inverter was 
introduced by Foch and Meynard in 1992 as an alternative topology for the 
MDCI [141]. This topology uses capacitors instead of diodes to clamp the 
voltage. In the last decade, several published articles that have reported 
experimental results for three- [142]-[145], four- [143], and five-level [146]-
[151] capacitor-clamped inverters for different applications such as FACTS 
controllers and variable speed motor drives. Its basic operation principle can 
be also found in [27]. Figure 2-3 depicts a single-phase five-level capacitor-
clamped inverter with four series capacitors connected across the DC-link. 
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Figure 2-3. Phase-leg of a five-level capacitor-clamped inverter [27]. 
 
With similar inverter structure as the MDCI, an MN-level capacitor-
clamped inverter requires a total of ((MN-1)× (MN-2))/2 clamping capacitors 
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per phase in addition to the MN-1 main DC-link capacitors. The advantages of 
the MCCI over the MDCI are summarized as follows: 
i) Clamping diodes are not needed; 
ii) Large number of capacitors enables better performance during voltage 
sags; 
iii) Phase redundancies are available which can be used to balance the 
voltage-levels of the flying-capacitors. 
 
However, MCCI also suffers from a number of limitations which are 
summarized in the following points: 
i) Different ratings of power semiconductors are required due to the 
unequal load distribution among the DC capacitors; 
ii) Large number of bulky energy storage capacitors increases the inverter 
size as the number of levels increases; 
iii) Complex control with high-switching frequency is required to balance 
the voltages across each capacitor [26]. 
 
2.2.1.2.3 Multilevel Cascaded H-bridge Inverter 
Despite being one of the first multilevel inverter topology to be 
discovered in 1975, the MCHI was only recognized for its superiority over the 
past three decades [125]. Several studies have been demonstrated its ability to 
generate as high as twenty one- [40], [56] and twenty five-level [152] output 
voltage waveform, which greatly emphasize its many benefits over the formal 
multilevel topologies in high-power applications [31]-[32]. A single-phase 
structure of five-level CHI is illustrated in Figure 2-4 as an illustrative 
example. 
As the name implies, this topology connects several H-bridge inverter 
modules in series to produce the desired staircase output waveform. For 
instance, an MN-level CHI requires (MN-1)/2 H-bridge inverters and (MN-1)/2 
DC sources for each phase-leg to produce MN-level of output voltage. It is 
worth noting that the three-phase MCHI can be constructed by connecting 
57 
 
2.2 Key components of STATCOM System 
three of these single phases to form either a star or delta configuration [26]. 
This allows each phase of the inverter to be controlled independently to 
furnish both positive- and negative- sequence reactive currents. 
VDC2 CDC2
VDC1 CDC1
vc
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S2'
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Figure 2-4. Phase-leg of a five-level CHI. 
 
The advantages of the MCHI are summarized in the following points [26]: 
i) Simplest architecture with no clamping-diodes and -capacitors required; 
ii) All the power semiconductors including the DC capacitors have the 
same ratings; 
iii) Ideal choice for full cell, Hybrid Electric Vehicle (HEV), and 
photovoltaic applications, where many small DC-power cells are 
involved. 
 
Nevertheless, MCHI also faces some limitations which are highlighted as 
follows [27]: 
i) Large numbers of isolated voltage source are required to supply each 
H-bridge inverter; 
ii) A failed H-bridge module must be removed or bypassed to avoid short 
circuit. 
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2.2.1.3 Comparison among Multilevel Inverters 
In power systems application, the motivation behind replacing the 
conventional VSIs with multilevel inverters is to get rid of the bulky, heavy, 
and costly line frequency transformer. For instance, it has been reported by 
Akagi et al. [42] and Jimichi et al. [153] that the weight of a three-phase 
frequency transformer rated at 6.6 kV and 1 MVA ranges from 3000 to 4000 
kg, while the weight of the three-phase MCHI with the same voltage and 
current ratings may ranges from 1000 to 2000 kg. Moreover, [154] has also 
shown that the transformer weights about half of the 360 kVA D-STATCOM 
system. Additionally, these transformers represent about 70% from the total 
power losses of the MVA rating of the STATCOM system [155].  
Obviously, the superiority of a multilevel inverter is proportional to the 
number of levels. As the level increases, low harmonic sinusoidal voltage 
waveforms can be achieved with low-switching frequency PWM technique. 
However, the number of voltage-levels as well as the system reliability is 
limited by the control complexity, complication of the system structure, and 
cost-ineffectiveness. Table 2-1 illustrates the total number of components 
needed for the aforementioned multilevel inverters to achieve the same 
number of voltage-levels, MN. 
 
Table 2-1. Comparison of total component requirements per phase-leg among 
three multilevel inverter topologies. 
Multilevel inverter 
Topology MDCI MCCI MCHI 
Power semiconductor 
switch with anti-
parallel diode 
2× (MN -1) 2× (MN -1) 2× (MN -1) 
Clamping-diode (MN -1)× (MN -2) 0 0 
Clamping-capacitor 0 
((MN -1)×  
(MN -2))/2 
0 
DC-link Capacitor MN -1 MN -1 (MN -1)/2 
Total MN 2-1 (MN 2+3 MN -4)/2 (5 MN -5)/2 
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From Table 2-1, the MCHI topology requires the least number of components 
to synthesize the same voltage-levels. Because it does not require any 
clamping-diodes or -capacitors, the circuit layout can be fully maximized and 
packaging is made easy due to its repetitive structure. In addition, the MCHI 
topology can be easily adapted to ESS applications (i.e., fuel cell, PV cell, 
ultra-capacitor bank, etc.), enabling real current compensation capability in a 
STATCOM system.  
Furthermore, the size of the DC capacitor has an impact on the cost 
and size of the FACTS controller. For instance, a method for dimensioning the 
DC capacitor was presented by Soto et al. [156] for four inverter topologies 
(i.e., one multipulse and three multilevel: MDCI, MCCI, and MCHI). The 
work shows that for balanced operation (i.e., positive sequence current), the 
multipulse topology requires the lowest DC capacitor rating followed by the 
MDCI and MCHI topologies. However, if the inverter must support significant 
negative sequence current, then the capacitance rating of the multipulse, 
MDCI, and MCHI topologies become similar. The work also shows that the 
MCCI topology has the highest capacitor rating under all circumstances. 
Nevertheless, it was concluded that given a requirement for negative sequence 
current, the MCHI topology is still an attractive implementation for a 
STATCOM amongst the inverters examined. 
The operating principle of the MCHI is briefly discussed in the next 
subsection. 
 
2.2.1.4 Operating Principle of Multilevel Cascaded H-Bridge Inverter 
A single-phase five-level CHI and its functional operation to generate 
one complete cycle of a sine wave is illustrated in Figure 2-5. The MCHI 
phase voltages vc are synthesized by summing of equal DC-levels (i.e., +VDC, 
0, -VDC) from each H-bridge cell. Each leg of an H-bridge inverter which is 
formed by two series-connected switching devices, should switch-on 
complementary to avoid short-circuiting across the DC-link. This can be 
achieved by appropriate a dead-band time between each switching device to 
ensure that either one of them is completely off before switching-on the other 
one. 
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(c) 
Figure 2-5. Operation of five-level CHI to generate (a) positive half-cycle, (b) 
negative half-cycle, and (c) the associated AC voltage waveform. 
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As with other VSI topologies, a control strategy is required to regulate 
the DC voltage-levels of each cell in order to produce a high-quality output 
waveform. Several voltage balancing methods have been proposed particularly 
for the MCHI. Some researches proposed a control algorithm based on 
clustered and individual cell voltage balancing methods consisting of closed 
loop feedback PI-controllers [32], [42]. Another proposed a switching pattern 
swapping scheme (see Figure 2-6) to resolve the imbalance device stress and 
achieve voltage balance control [33].  
vc1
vc2
vc
 
Figure 2-6. Five-level voltage waveforms generated via CB-PWM technique 
with switching pattern swapping scheme. 
 
All these experimental validations of balancing methods are simulated for 
STATCOM applications and results indicated that the STATCOM is capable 
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of providing satisfactory compensation with balanced DC-link regulation. 
Apparently, the MCHI topology offers the most simple and reliable voltage 
balancing methods compared with other multilevel inverters [25]-[28].  
 
2.2.2 STATCOM Modulation Techniques and Control Schemes 
Contemporary research on MCHI has produced unique modulation 
techniques and novel control schemes which are generally classified into two 
categories in relation to the switching frequency. Representatives of 
techniques operate with fundamental or low-switching frequencies are the 
SVM and MSHE-PWM. These modulation techniques can perform one or two 
commutations of the power semiconductors to generate one cycle of staircase 
voltage waveform. On the other hand, CB-PWM technique operating with 
high-switching frequency performs many commutations of the power 
semiconductors in one cycle to generate a fundamental output voltage.  
The following subsections briefly report the most commonly employed 
modulation techniques for MCHI. 
 
2.2.2.1 Carrier Based Pulse Width Modulation 
CB-PWM is by far the simplest technique to generate multilevel pulse 
trains through the intersection of a fundamental reference waveform with the 
preferred disposition carriers. There are three well-known disposition methods, 
namely: 
i) In-Phase Disposition (IPD) (see Figure 2-7(a)): All carriers are in 
phase; 
ii) Alternative Phase Opposite Disposition (APOD) (see Figure 2-7(b)): 
Each carrier is phase shifted by 180º from its adjacent carrier; 
iii) Phase Opposite Disposition (POD) (see Figure 2-7(c)): All carriers 
above zero reference point are 180º out-of-phases with those below the 
zero reference point. 
 
A comparative evaluations of these methods based on THD performance for 
multilevel inverter topologies with respect to the number of levels, switching 
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frequencies, and modulation indices have been reported in several articles 
[62]-[63]. Specifically, Agelidis and Calais [62] reported that the IPD has 
better THD and distortion factors in both the linear and over-modulation 
regions when compared with the APOD and POD methods.  
 
(a) 
 
(b) 
 
(c) 
Figure 2-7. CB-PWM technique for single-phase five-level inverter with (a) 
IPD, (b) APOD, and (c) POD method. 
 
McGrath and Holmes [63] also showed that the IPD favorably offers the best 
harmonic performance for multilevel inverters. Zero sequence injected IPD 
CB-PWM or else known as the Switch Frequency Optimal (SFO) PWM 
technique, with marginal THD improvement was presented by Wu and He [64] 
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and later by Tolbert et al. [65] and Yao et al. [66] to further enhances the THD 
performance in lower modulation indices with additional switching instants. 
Despite its simplicity, the CB-PWM technique does not offer any 
direct manipulation over the harmonic contents and yet exhibits high-
switching losses due to high-switching frequencies; restricting its application 
in high-power systems where high-losses are intolerable [67]. Furthermore, in 
this switching scheme, the maximum MI for linear operation is 1.0 and the 
fundamental component will not increase linearly in the over-modulation 
range. 
 
2.2.2.2 Space Vector Modulation 
SVM technique can alternatively be used to manipulate harmonics at 
low-modulation indices and maintain desired performance characteristics of 
multilevel inverter in low-switching frequencies [66]-[69]. It was first 
presented by Kovacs and Racz [70] in 1959 and subsequently in 1980s by 
Pfaff et al. [71] and van der Broeck [72] based on the concept of a rotating 
space vector representation of the voltages in the dq plane (see Figure 2-8).  
d
q
vc*
 
Figure 2-8. SVM diagram for single-phase five-level inverter. 
 
When compared with CB-PWM technique, the SVM has additional features 
such as good utilization of DC-link voltage, low-current ripple, and relatively 
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easy hardware implementation using DSP boards. These features make it 
suitable for high-voltage high-power applications [27]. For the last decade, 
efforts have been made to extend the operation of multilevel inverters under 
SVM in the over-modulation region [73]-[77]. However, as the number of 
levels increases, the number of switching states also increases drastically, 
resulting in difficulty to compute the duty cycles, selection of the proper 
switching states, and determination of sectors in which the reference vector 
lies in. Further efforts to eradicate these problems have been attempted to 
simplify the computation and control [78]-[79]. However, as the number of 
level decreases, the error in terms of the generated vectors with respect to the 
reference will be higher and hence, causing an increase in current ripple that 
affects the capacitor lifetime [152]. 
 
2.2.2.3 Multilevel Selective Harmonic Elimination Pulse Width 
Modulation 
MSHE-PWM, on the other hand, is a pre-programmed PWM method 
that offers a tight control of the low-order harmonics with considerable low-
equivalent switching frequency when compared with the formal modulation 
techniques; therefore, leading to low-switching power loss (i.e., 40% of 
reduction [80]) and good harmonic performance.  
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Figure 2-9. Single-phase five-level SHE-PWM waveform (only quarter-cycle 
shown). 
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Thus, this technique is considered a competitive solution for medium- and 
high-power conversion systems such as STATCOM and other utility based 
inverters. The in-depth review of MSHE-PWM technique covering the most 
recently developed and published methods can be found in several articles of 
the literature such as [80]. 
This carrier-less technique was proposed by Patel and Holf [81] in 
1973, which used Fourier series to analyse and express the harmonic contents 
mathematically by a group of non-linear and transcendental equations. For 
instance, the Fourier series that represents the odd quarter-wave symmetry of 
voltage VDC waveform (see Figure 2-9) with period L = π/2 is given as follows: 
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Since VDC is assumed to be an odd function (i.e., VDC(t) = -VDC(-t)), hence, the 
integral of (2-2) can be written in the following way: 
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Same approach is applied to (2-3), where the even function (i.e., cos(t) = 
cos(-t)) times the odd function (i.e., VDC(t) = -VDC(-t)) is odd. This yield: 
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On the other hand, the product of two odd functions (i.e., sin(t) = -sin(-t) and 
VDC(t) = -VDC(-t)) is even. Hence, the integral of (2-4) is written in the 
following way: 
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 Based on (2-5)-(2-7), the Fourier series of (2-1) is reduced to: 
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1,3,5...
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∞
=
=   ∑  (2-8) 
where α = πt/L. 
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By referring to (2-7)-(2-8) and Figure 2-9, a generalised expression of bn for 
five-level SHE-PWM waveform with eight number of switching angles (i.e., 
N1 + N2 = 8) and is given by: 
( ) ( ) ( ) ( )
1 1 2
1 2
1
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1 ι
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where N1 is the odd number of switching transitions between zero- and the 
first-level, N2 is the number of switching transitions between the first-level and 
the second-level which can be either odd or even number, and αi is the ith 
switching angle. 
 
By equating the first harmonic component (i.e., n = 1) to the desired voltage 
and then equating all the unwanted harmonics (i.e., n = 3, 5, 7, and etc.) to 
zero, multiple solutions of switching angles can be computed offline by using 
programmed mathematical methods (i.e., Newton-Raphson [82], neural 
networks [83], Walsh functions [84], genetic algorithm [85], resultant theory 
[86], homotopy algorithm [87], and etc.). These solutions are usually stored in 
the memory look-up tables for real-time system implementation so that the 
performance will not be limited by the power of DSPs. However, the 
drawback of this technique is that the computational time becomes more 
complicated as the number of the intended harmonics to be eliminated 
increased and in many cases, the solution is not obtainable; therefore, the 
number of harmonics to be eliminated is usually kept relatively low.  
For the last two decades, MSHE-PWM methods have been studied for 
multilevel inverters and a number of approaches have been reported in the 
literature for different design objectives. For instance, a generalized 
formulation for SHE-PWM control dedicated to high-voltage high-power 
MCHI with both equal and non-equal DC sources that normally employed in 
constant frequency utility applications was addressed by Dahidah and Agelidis 
[93]. Another generalized formulation of quarter-wave symmetrical SHE 
problems was presented by Fei et al. [94]. Other approaches have also been 
reported, where the SHE-PWM waveforms defined by the well-known carrier-
based PWM were proposed by Agelidis et al. [91] as well as Dahidah and 
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Agelidis [92]. Particle Swarm Optimization (PSO) technique was also 
introduced as a method for optimizing the cost functions in order to provide 
solutions to the multilevel SHE problem, where a minimization of the THD 
rather than a complete elimination of low-order harmonics was the target for 
both equal [95] and non-equal DC sources [96]. On the other hand, the 
limitation of quarter-wave symmetrical waveform has been abolished while 
half-wave [97] and non-symmetrical waveforms [88] have also been analysed. 
A novel systematic design approach applying signal processing methods to 
modify adaptive SHE algorithms was reported by Blasko [89]. Watson et al. 
[90] presented a complete harmonic elimination method that balances DC-link 
voltages in a multilevel cascaded H-bridge rectifier. A new formulation of 
SHE-PWM technique suitable for MCHI was recently reported by Dahidah et 
al. [98] and Law et al. [99], where the DC voltage-levels were made variant to 
increase the degree of freedoms in the formulation of MSHE-PWM and hence, 
the number of harmonics to be eliminated (i.e., (N+M)-1 as opposed to N-1) 
without changing the physical structure of the inverter. The technique also 
eases the online implementation for dynamic systems. 
The following subsection reports the most commonly employed 
control schemes for MCHI. 
 
2.2.2.4 VAR/Harmonic Compensation Control Scheme 
In order to compensate for VAR and/or harmonics, different control 
schemes based on frequency- or time-domain technique have been developed 
to compute the reference currents which needed to be drawn or injected 
to/from the PCC. Furthermore, the time-domain technique is much preferred 
than its counterpart due to its practicality as well as the ability to compute the 
reference currents and track load changes almost instantaneously [156]. For 
the past three decades, two well-known time-domain strategies, namely, the 
pq- and dq-method, have been proposed to specify the performance of a 
STATCOM system. Particularly, the pq-method, at first, used 
Clarke’s transformation to convert the three measured vectors into αβ 
stationary reference frame yielding instantaneous active p and reactive q 
power components [158] (see Figure 2-10). In general case, each of the active 
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and reactive powers are composed of continuous (i.e., fundamentals) and 
alternating (i.e., harmonic components) terms. A low-pass filter with feed-
forward structure [159] or fifth-order 50 Hz cut-off frequency [160] can be 
used to separate the continuous and alternating terms of the active and reactive 
instantaneous power. 
VDC* PI 
controller
abc/pq
Transformation Filter
VDC
vsa, vsb, vsc
isa, isb, isc
Calculation
Icα*, Icβ* 
+
-
p, q αβ/abc
Transformation
isa*, isb*, isc*
 
Figure 2-10. STATCOM control block diagram using pq-method. 
 
When compared with the dq-method, pq-method offers much simpler control 
scheme as it requires less transformation [160]. However, the algorithm fails 
to capture any harmonic components and reproduce sinusoidal grid reference 
current when the grid voltages are unbalanced [161]. Moreover, the control 
computations must involve the zero-sequence term in order to perform load 
balancing. A study suggested a new time-domain algorithm which provides 
flexible control and fast transient response (i.e., 6 cycles) to compensate the 
VAR and/or harmonics in distorted single-phase power system [162]. Another 
algorithm based on the power Fryze’s theory was reported by Petit et al. [163] 
to deal with three-phase systems under non-sinusoidal voltage situations. Li et 
al. [164] presented a novel current-detection algorithm based on time domain 
for determining the compensating current reference. The algorithm proved to 
be simpler, faster response (i.e., 2 cycles), and more accurate when compared 
with the analogue method (i.e., derived components has magnitude and phase 
errors) [165], the instantaneous reactive power theory method (i.e., unable to 
detect the selective order harmonics) [166], and the Fourier transform based 
method (i.e., unable to split the fundamental component into the positive- and 
negative-sequence component) [167]. Nevertheless, these algorithms require a 
large amount of calculation due to complexity and thus, making the control 
circuits hard to be implemented. An interesting assessment of the current 
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reference computation error (i.e., based on the THD of grid current) as a 
function of load voltage distortion for the dq- and pq- method was 
demonstrated by Ortega et al. [168]. It was concluded that the dq-method 
showed the largest error in the negative-sequence of the 5th harmonic, whereas 
the pq-method showed the highest positive-sequence of grid current THD 
value.  
The dq-method, on the other hand, uses both the Clarke- and Park-
transformations to convert the three measured vectors to dq components [169] 
(see Figure 2-11). From Figure 2-11, the abc-to-dq transformation or else 
known as SRF requires phase angle synchronization which can be easily 
achieved using Phase-Locked Loop (PLL) circuits. Each direct dq component 
is filtered off using suitable filtering circuit when computing the reference 
current for total compensations (i.e., VAR/harmonics/unbalance). Because all 
the computations involved are in DC quantities, the control system proves to 
be very stable even with unbalanced systems. However, the computations 
might incur some time delays due to the filtering of the DC quantities, and the 
algorithm is also fairly complicated because it involves various 
transformations. 
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Figure 2-11. STATCOM control block diagram using dq-method. 
 
In other words, the compensation precision substantially relies on the ability of 
the PLL to track the phase angles as well as the filter design. Nevertheless, the 
dq-method, which incorporates decoupling feed-forward/feedback systems 
with appropriate control algorithms, is commonly used to achieve lower 
steady-state errors and acceptable transient characteristics in response to a step 
change of the loading conditions [29].  
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For instance, an eleven-level CHI based STATCOM was demonstrated 
by Peng et al. [31] using the pq-method then later by Peng and Lai [32] and 
Peng et al. [33] with the dq-method to further enhance the dynamic 
performance and achieve DC voltage balance control for VAR compensation, 
respectively. However, the formulation to obtain each gain of the PI-controller 
used for the active and reactive current loops is not provided. 
Liang and Nwankpa [34] presented a formulation to reject the 
STATCOM current harmonic component caused by the DC capacitor voltage 
ripple along with the criteria for sizing the DC capacitor. The work shows that 
faster dynamics is achieved by employing the MI regulation method in 
STATCOM system. Additionally, the STATCOM output voltage waveform 
dropped one-level (i.e., from seven- to five-level) during inductive mode of 
operation to achieve lower fundamental component value. 
A five-level CHI based STATCOM system incorporating ESS was 
proposed by Qian and Crow [35] to achieve power oscillation damping, active 
power flow control, and four quadrants operation. However, poor dynamic and 
transient responses are attained by the use of decoupled PI control scheme as it 
took approximately 50 cycles to detect and restore the grid voltage back to a 
unity and then reached steady-state. 
In [37], an Automatic Gain Controller (AGC) was proposed to reduce 
the influence of the high grid impedance and mitigate the effect of the inherent 
PLL delay, which is the source of oscillations exhibited by the STATCOM 
under different loading conditions. The method was further utilized by 
Sundaraju and Kumar [53] to reduce the effect of the PLL delay. However, 
overshoots in STATCOM current  (i.e., three times higher than the rated 
current) still occur during the changes in loading condition, causing the need 
of higher rating power components as well as threatening the system stability 
due to poor transient response (i.e., 15 cycles to reach steady-state) [38]. 
A selective harmonic control based passivity theory incorporated with 
P-controller was presented by Escobar et al. [9] to achieve VAR, unbalance, 
and harmonic compensations under distorted and unbalanced operating 
conditions. Although the control loop consists of second-order low-pass filters 
to reduce the effects of signal distortion, the controller still enables fast 
tracking of the command values (i.e., 5 cycles to reach steady-state) and 
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compensation of delay inherent to the digital implementation. However, this 
was accomplished with high-switching frequency (i.e., 10 kHz) to attain the 
desired current loop bandwidth. Moreover, when it was compared with PI-
controller, the distortion of residual grid current due to the 5th, 7th, and 13th 
harmonics generated by the load is only marginally reduced. 
A modified “icosφ” control algorithm which is based on the extraction 
of the fundamental load current and grid voltage using second-order low-pass 
filter, was applied to a three-level inverter [39]. However, the delays caused 
by these filters limit the bandwidth of the regulator control loops; hence, 
deteriorating the dynamic performance of the controller. This has been further 
confirmed by [40], where the authors claimed that transient performance of an 
inverter is determined by the delay around the control loop and the switching 
frequency of the inverter. 
In [41], an experimental work from a scaled down prototype was 
developed to present a time-domain control scheme with its proposed 
modulation technique in order to prevent the inverter’s transformer from DC 
magnetization problem. However, it was concluded that the PI-controller may 
not be robust enough due to the variations of parameters and operating points, 
which may block the STATCOM due to the overcurrent caused by the 
dynamic overshoot. 
The clustered and individual balancing controls were proposed by 
Akagi et al. [42] to balance the voltage of multiple separated DC capacitors 
without restriction on the cascaded number. However, the proposed control 
scheme involves two extra PI-controllers for each phase-leg, resulting 
difficulty to assign appropriate values to the gain parameters for realizing the 
cascade PWM STATCOM with various voltage and current ratings. 
Another control scheme with fixed MI and variable DC capacitor 
voltage-levels was presented by Chen and Hsu [43] to provide VAR 
compensation and voltage regulation. When MI was fixed for both capacitive 
and inductive operating modes, low-THD is achieved without utilizing a 
harmonic elimination technique and with a switching frequency of about 2 
kHz. However, this led to poor dynamic performance, where it took 
approximately 10 fundamental cycles to restore the grid voltage back to a 
unity and then reached steady-state. 
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Song and Liu [44] proposed a control scheme to simultaneously 
achieve reference current tracking and DC-link voltage balancing under 
unbalanced conditions. However, since low-pass filters were used to separate 
the positive- and negative-sequence components of the load currents; therefore, 
the settling time of the reference current determination block cause voltage 
and current transients when the unbalance occurred. 
In [45], the authors claimed that a traditional PI-controller with 
constant parameters may not be robust enough due to the variations of system 
parameters. Thus, a fuzzy-PI-based direct-output-voltage control scheme with 
immunity capability of uncertainties in the STATCOM system was introduced 
to simultaneously regulate the voltages at the PCC as well as DC-link voltage; 
forcing the system to return back to steady-state value faster than the PI-
controller. However, the design process of fuzzy control involves defining 
complicated rules and factors that relate the input variables to the output 
model properties while offering only moderate improvement of compensating 
performance over the conventional PI-controllers. 
A self-tuning PI-controller using PSO algorithm was extended to the 
STATCOM aiming to achieve satisfactory dynamic response under balanced 
load [46]. When compared with the formal fuzzy approach, the PSO method 
does not require inference rules to obtain the controller gains, instead, it 
requires an evaluation function, which attained by the Runge-Kutta numerical 
method to specify the performance of the control system in real-time 
applications. Nevertheless, these two approaches (i.e., fuzzy and PSO) involve 
complex formulations which increase the computational burden of digital 
signal processor. 
An integrated control which incorporates both the voltage and current 
controls to compensate the unbalance problem caused by the load and the grid 
voltage was proposed by Xu et al. [47]. Nevertheless, the work reported that 
with no ESS integrated into the STATCOM system, the degree of unbalance 
to be compensated is low. 
In [48], PI-controllers were considered to provide voltage and current 
regulations for STATCOM based on nine-level CHI. Although good dynamic 
response was achieved, yet a variation of reactive current icq which leads to 
75 
 
2.2 Key components of STATCOM System 
poor transient response and hence, instability of the proposed system still can 
be obviously seen in steady-state operation. 
Yazdani et al. [49] proposed an approach to reconfigure an eleven-
level CHI based STATCOM during a switch failure, along with an interesting 
comparison between the fault detection methods, namely, the voltage 
frequency analysis, Artificial Intelligence (AI) based fault detection, and the 
proposed method. 
A hybrid PWM scheme was reported by Wang et Al. [50] to achieve 
good THD performances during the steady-state operation (i.e., provided by 
SHE-PWM technique with low-switching frequency) and effective 
suppression of the transient resonance during a load step change (i.e., attained 
by SVM technique with high switching frequency), respectively. However, the 
transition between the two modulation techniques during a load step change 
led to large peak transient oscillations and resonances in the AC waveforms 
that could damage the switching devices. 
An interesting comparison between three types of balance control 
scheme, namely, the active voltage vector superposition, MI regulation, and 
phase shift angle regulation has been reported by Liu et al. [52] for delta-
connected twelve-level CHI topology controlled by CB-PWM technique. It 
was concluded that the former offers good control performance with strong 
regulation capability followed by the phase shift angle regulation method and 
MI regulation method.  
A Model Predictive Control (MPC) scheme was reported by Townsend 
et al. [54] for a nineteen-level CHI based STATCOM to simultaneously 
balance the DC-link capacitor voltages, minimize the inverter switching losses, 
and provide good current reference tracking. This scheme was further 
improved by Townsend et al. [58] by incorporating SVM technique to reduce 
the switching losses and DC capacitor voltage ripple. 
Hagiwara et al. [55] proposed a control method that utilizes the 
circulating current flowing inside the delta-connected windings to achieve 
negative-sequence reactive current control. However, high-switching 
frequency (i.e., 12 kHz) was selected to achieve good performance by 
overcoming the delay caused by the extraction of the required fundamental 
components. 
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A new Modified Selective Swapping (MSS) algorithm was presented 
by Gultekin et al. [56] as well as Gultekin and Ermis [59] along with the 
design and implementation of twenty one-level CHI based STATCOM to 
provide VAR compensation. The method was compared with the conventional 
swapping scheme to balance the DC-link capacitor voltages and it was 
concluded that the MSS outperforms the latter in terms of DC-link voltage 
ripple but at the expenses of higher switching frequency and hence, switching 
losses.  
Another reactive current compensator based direct current control 
method using triangle carrier wave was proposed by Li et al. [57]. Despite to 
the precise and fast tracking current performance achieved by this method, an 
oscillation of the measured STATCOM current was still observed, which can 
potentially cause voltage instability in weak power systems. 
 
2.3 Summary 
This chapter has presented the principle operation and configuration of 
STATCOM, covering all four-quadrant of operation and different voltage 
source inverters topologies along with their modulation techniques and control 
schemes. The investigation started with the conventional (i.e., two-level) 
inverters in three-phase configurations following by the different multilevel 
inverter topologies, namely, diode-clamped, capacitor-clamped, and cascaded 
H-bridge multilevel inverters that were concisely viewed in the light of their 
performances and use in different applications. The MCHI is especially 
advantageous in high power applications due to its modular structure and ease 
of control with a higher number of levels. 
Next, various modulation techniques, namely, CB-PWM, SVM, and 
MSHE-PWM suitable for MCHI reported were presented and studied. MSHE-
PWM provides a possible method for reducing the switching frequency 
without compromising the low frequency harmonic content of the waveform. 
Finally, a particular attention has been paid to the control schemes 
since it is the subject of this research. Numerous methods that have been 
developed and widely employed to MCHI based STATCOM were reported in 
the light of their advantages and/or disadvantages in order to strengthen the 
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background of this dissertation and also to justify the contributions of the 
proposed work. 
The next chapter presents a new reactive current reference algorithm 
(i.e., icq*) that enables transient response enhancement of the STATCOM 
operating at low inverter switching frequency (i.e., 1.6 kHz). 
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 Chapter 3 A New Reactive Current Reference Algorithm for 
STATCOM System Based on Cascaded Multilevel 
Inverters 
3.1 Introduction 
This chapter presents a simple decoupling feed-forward current vector 
controller integrating a new reactive current reference icq* algorithm to 
enhance the transient performance of STATCOM. MCHI with separated DC 
capacitors driven by IPD CB-PWM technique is used to implement a single-
phase STATCOM. The voltage across each DC-link capacitor is regulated by 
the switching pattern swapping scheme at every two fundamental frequency 
cycle. In this work, the STATCOM is controlled to provide both VAR 
compensation and grid PF correction at the PCC with a dynamically varying 
reactive load system. The proposed icq* algorithm enhances the transient 
performance of the closed loop system with only P-controller and minimizes 
the STATCOM reactive current ripples. The single-phase STATCOM based 
on a five-level cascaded inverter is presented in this work and the performance 
of the proposed controller is investigated through various simulation studies 
using Matlab/Simulink software for both the steady-state and transient 
conditions. A laboratory prototype is also developed to verify the simulation 
results, where a good match between simulation and experimental results is 
achieved. 
This chapter discusses the following: Section 3.2 describes the 
operating principle of the STATCOM built with MCHI along with the 
associated key equations and formulas. The proposed icq* algorithm is 
explained in the third Section of this chapter. Selected simulation and 
experimentally validated results based on five-level cascaded inverter of the 
STATCOM are reported in Section 3.4. Finally the work is concluded and 
summarized in Section 3.5.  
 
3.2 Multilevel Cascaded Inverter Based STATCOM 
Figure 3-1 shows the single-line block diagram of the MCHI based 
single-phase STATCOM along with the proposed control scheme. The 
STATCOM is implemented by a five-level inverter (see Figure 2-4), whose 
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phase voltages vc are synthesized by the summing of output voltage (i.e., +VDC, 
0, -VDC) from each individual H-bridge inverter. Each leg of an H-bridge 
inverter is formed by two series-connected switching devices, which switch-
on/off complementary to prevent short-circuiting the DC-link. This can be 
achieved by appropriate dead-band time between each switching device to 
ensure that either one of them is completely off before switching-on the other 
one. 
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Figure 3-1. Block diagram of the single-phase STATCOM with the associated 
proposed control scheme. 
 
From Figure 3-1, the STATCOM is paralleled with the power system 
via a series coupling inductor Zf at the PCC [99]. The fundamental objective of 
the shunt VAR compensation is to reduce the voltage drop across the uncertain 
grid impedance Zs, hence, increases the transmittable power along the 
transmission system. The amount of the reactive current ic flowing through the 
coupling impedance Zf with an impedance ratio equals to 10 (i.e., tangent-1 
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(j𝜔𝜔Lf/Rf)) [170] is proportional to the voltage difference between the grid 
voltage at PCC, vpcc and the STATCOM AC output voltage vc. This can be 
achieved by controlling the overall magnitude of the DC-link capacitor 
voltages VDC, hence the voltage vc and its phase angle δ with respect to the 
grid voltage vpcc as given by the following equation: 
84.29
pcc c
c c cd cq
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v v
i i i ji
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(3-1) 
where δ is the phase difference between vpcc and vc, Zf is the coupling 
impedance, φ (i.e., PF angle) is the phase difference between ic and vpcc, icd is 
the active or real current used to charge/discharge the DC-link capacitors, and 
icq is the reactive current flowing through Zf. 
 
From Figure 3-1, PLL determines the reference phase angle θ of the grid 
voltage vpcc, which is used to transform the load current ilq, the STATCOM 
output voltage vc and current ic into dq constant vectors using the Park 
transformation (see Appendix B). Then, the decoupling feed-forward current 
vector controller (i.e., the block called “STATCOM main system” in Figure 
3-1) performs feedback control and generates a set of switching signals 
through a dedicated modulation technique to drive the power semiconductor 
switches of the multilevel inverter. 
Based on (3-1), the transfer function of the STATCOM link inductor in 
dq-coordinates is defined by:  
cd pccd cd cd cq
f f f
cq pccq cq cq cd
v v i i idR L L
v v i i idt
ω
         
= − − +         −        
 (3-2) 
By integrating (3-2) between current sample (k) and (k+1) and then dividing it 
by the operating rates (i.e., Tid and Tiq for d- and q-axis current vector 
controller, respectively), the average magnitude of dq-voltage vectors from the 
sampling period (k) to (k+1) are then derived as follows: 
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Since fast and optimal current controller response is always of prime 
importance in STATCOM applications, therefore, the STATCOM output 
currents at the next sample (i.e., icd(k+1) and icq(k+1)) are set to track the 
current references at the current sample (i.e., icd*(k) and ilq(k)) as follows: 
( ) ( )*1cd cdi k i k+ =  (3-5) 
 
( ) ( )1cq lqi k i k+ =  (3-6) 
In order to make the variation of (3-5) and (3-6) occur linearly between the 
two samples (k) and (k+1) during one sampling period (i.e., k to k+1), 
( ) ( ) ( )*1 1, 1
2 2cd cd cd
i k k i k i k+ = +  (3-7) 
 
( ) ( ) ( )1 1, 1
2 2cq cq lq
i k k i k i k+ = +  (3-8) 
The grid voltage vpcc and the STATCOM output voltage vc are assumed to be 
constant and equal to its voltage reference within one sampling period (i.e., k 
to k+1) as follows: 
( ) ( ), 1pccd pccdv k k v k+ =  (3-9) 
 
( ) ( ), 1 0pccq pccqv k k v k+ = =  (3-10) 
 
*( , 1) ( )cd cdv k k v k+ =  (3-11) 
 
*( , 1) ( )cq cqv k k v k+ =  (3-12) 
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By substituting (3-5)-(3-12) into (3-3) and (3-4), the resultant dq-voltage 
reference values are obtained as follows: 
( ) ( ) ( ) ( ) ( )
( ) ( )
*
*
_
1 1k
2 2cd pccd f cd f cq lq
p id cd cd
v k v k R i L i k i k
K i k i k
ω  = − + +  
 − − 
 (3-13) 
 
( ) ( ) ( ) ( )
( ) ( )
* *
_
1 1k
2 2cq f cq f cd cd
p iq lq cq
v k R i L i k i k
K i k i k
ω  = − − +  
 − − 
 (3-14) 
where the proportional gain Kp_i(d,q) of the P-controller is given by: 
_ ( , )
( , ) 2
f f
p i d q
i d q
L R
K
T
= +  (3-15) 
 
Hence, the desired STATCOM output voltage magnitude vc* and its phase 
angle δ with respect to vpcc is given as follows: 
* * 2 * 2( ) ( )c cd cqv v v= +  (3-16) 
 
*
1
*
cq
cd
v
tan
v
δ −
 


= 

 (3-17) 
Figure 3-2 shows the implementation of the resulted STATCOM dq-voltage 
reference values given by (3-16)-(3-17). 
P controller
icq
icd*
P controller
icd
vpccd
--
-
+
+
-
-
-
ilq +
+
vcd*
vcq*
Rf
Rf
ωLf / 2
ωLf / 2
+
+
+
+
-
 
Figure 3-2. Block diagram of decoupling feed-forward current control with P-
controllers. 
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From Figure 3-1, each separated DC-link capacitor is treated as an 
energy storage element to store the rectified energy via each H-bridge rectifier 
circuit. The sum of the DC voltage-levels VDC is regulated according to the 
system requirement determined by the active current reference icd* in the 
voltage loop control using a P-controller with a gain given by: 
DC
DC DC
dVI C
dt
=  (3-18) 
where IDC is the current that flows through the MCHI and CDC is the total DC 
capacitance of the two H-bridges. 
 
Furthermore, (3-18) is defined in dq-coordinates as follows: 
_
_
DC dq
DC dq DC
dV
I C
dt
=  (3-19) 
Since only the d-axis current component is required for charging and 
discharging the DC-link capacitors, hence, all the q-axis components (i.e., 
IDC_q and VDC_q) in (3-19) are neglected. By integrating (3-19) between the 
current sample (k) and (k+1) and then dividing it by the operating rate (i.e., Tvd 
for d-axis voltage vector controller), the average magnitude of active current 
vector from the sampling period (k) to (k+1) is therefore given by: 
( )_ _, 1 ( , 1)DCDC d DC d
vd
CI k k V
T
k k ++ =  (3-20) 
The sum of the DC voltage VDC_d across the DC-link capacitors at the next 
sample (i.e., VDC_d (k+1)) is set to trace the voltage reference (i.e., VCD_d* (k)) 
as follows: 
*
_ _( 1) ( )DC d DC dV k V k+ =  (3-21) 
The current is assumed to be constant and equal to its current reference within 
one sampling period (i.e., k to k+1): 
( ) ( )*_ , 1DC d cdI k k i k+ =  (3-22) 
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By substituting (3-21) and (3-22) into (3-20), the resultant current reference 
value is then obtained as follows: 
_ _
* *( ) ( ) ( )DC DC d DC d
vd
cdi k V VT
kC k =  −   (3-23) 
where the DC voltage reference VDC_d* is 1 per unit (p.u.) and the proportional 
gain Kp_vd of the P-controller is given by: 
_
C
p vd
D
vd
C
T
K =  (3-24) 
 
Figure 3-3 shows the block diagram of the DC voltage feedback control 
described by (3-23). 
P controller
VDC_d* icd*
-
+ VDC_dSTATCOM 
control system
 
Figure 3-3. Block diagram of DC voltage feedback control with P-controller. 
 
3.3 The Proposed External Reactive Current Reference “icq*” 
Algorithm 
Depending on the application, a STATCOM can be controlled in 
different modes (i.e., voltage control or flicker mitigation mode, PF mode, 
VAR mode, unbalance correction mode, etc.). Each mode has different sensor 
requirements. According to [171] and [172], the grid voltage, grid current, 
grid’s PF as well as the STATCOM voltage, STATCOM current and 
STATCOM’s DC voltage values are needed for the STATCOM to operate in 
PF or unbalance correction mode. As it can be seen from Figure 3-1 and (3-6), 
the extraction of the load reactive current ilq is required to correct the PF of the 
power system. In this work, another algorithm based on the reactive current 
reference icq* is introduced to the decoupling feed-forward current vector 
controller to tackle the variation of the STATCOM output reactive current icq 
in DC vector quantity under the steady-state condition. This current 
variation/oscillation may be caused by the inverter’s switching noise, non-
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ideality of the components [173], unconstrained inverter switching [36], 
STATCOM output voltage vc waveform distortion at low-switching frequency 
[174], the tolerance of DC-link capacitors, the ripple or noise content on 
unbalanced DC voltage, or poor transient response in the adaptive control. A 
well-tuned PI-controller could achieve zero steady-state error response with a 
minimal rise time. However, PI-controllers have some drawbacks such as 
maximum overshoot and high settling time (i.e., longer response and 
oscillation period). For instance in [48], PI-controllers were considered to 
provide voltage and current regulations for STATCOM based on nine-level 
CHI. Although good dynamic response was achieved, yet an oscillation of 
reactive current icq which led to poor transient response and hence, instability 
of the proposed system still can be obviously seen in steady-state operation. It 
has also been confirmed by [40] that the PI-controller may not be robust 
enough due to the variations of parameters and operating points, which may 
block the STATCOM due to the overcurrent caused by the dynamic overshoot.  
Since P-controllers exhibit a rapid correction response, therefore, they 
have been selected and employed in this work to achieve both fast and robust 
control of the reactive current. The proposed icq* algorithm basically provides 
an opposite signal to the controller in response to the variation of the 
STATCOM reactive current icq during the steady-state condition, hence, 
enhancing the transient response as well as the steady-state error without an 
integral function in the feedback loop. The proposed icq* algorithm is derived 
based on the difference between the commanded voltage vcc*, the grid voltage 
vpccd, and the voltage drop vL across the coupling inductor Lf. Assuming that 
the STATCOM is operating in quadrant I region (see Figure 1-7) and reached 
steady-state, the d-axis current components in (3-3) and q-axis current 
components in (3-4) can be neglected as shown in Figure 3-4. 
+ P
+ Q
vpcc
vcc*
icicsin(φ)
iccos(φ)
φ
-δ
I
ωLf icd*=vccq*
vccd*
ωLf (ilq+icq*)
 
Figure 3-4. STATCOM operation in first-quadrant. 
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Based on Figure 3-4, the arithmetic sequence to derive the proposed icq* is first 
illustrated as follows: 
* ω= +ccd pccd f lqv v L i  (3-25) 
 
* *ω=ccq f cdv L i  (3-26) 
 
 
( )2* * 2 *1 ( )cc ccd ccqv v v= = +  (3-27) 
where vccd* defines the resultant d-axis STATCOM voltage of an operating 
point based on the desired opposite signal ωLfilq, vpccd defines the d-axis grid 
voltage, vccq* defines the resultant q-axis STATCOM voltage of an operating 
point based on the resultant current reference value obtained by (3-23), and 
finally, vcc* defines the commanded voltage magnitude of the vector sum of 
vccd* and vccq*. 
 
The command reference voltage vcc* is set to 1 p.u. to represent the 
ideal STATCOM voltage vc (i.e., without variation) in the steady-state 
operating point. By referring to (3-27), the vccd* in (3-25) can be re-defined as 
follows: 
( )2* * 1ccd ccqv v= −  (3-28) 
By substituting (3-26) into (3-28) and then equating (3-25) with (3-28), one 
can simply define icq* as follows: 
( )2*1pccd f lq ccqv L i vω+ = −  (3-29) 
 
( )2*1pccd f lq f cdv L i L iω ω+ = −  (3-30) 
 
( ) ( ) ( )22 *22 1pccd pccd f lq f lq f cdv v L i L i L iω ω ω× × + = −+  (3-31) 
 
( ) ( )2* 2*
2
1
2
f cd f lq pccd
cq
pccd f
L i L i v
i
v L
ω ω
ω
− − −
=
× ×  
(3-32) 
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And from Figure 3-4, the voltage drop vL can then be represented as follow: 
( ) ( )2* 2L f cd f lqv L i L iω ω+=  (3-33) 
Hence, by substituting (3-33) in (3-32) yields the proposed reactive current 
reference algorithm (i.e., icq*) as given in (3-34): 
*
2 21
2
L pccd
cq
pccd f
v v
i
v Lω
− −
=
× ×  
(3-34) 
From (3-34), the proposed icq* algorithm is equal to zero or bypassed when the 
grid voltage vpccd is unity (i.e., PF correction provided by STATCOM based on 
load reactive current ilq). However, due to the inverter nonlinearity [36], [50], 
[173], a marginal voltage difference between the grid voltage vpcc and the 
STATCOM output voltage vc (i.e., vL is not equal to zero) is always 
appreciated specifically during the steady-state operation. To guarantee 
tracking of the demand signal (i.e., ilq), the proposed icq* algorithm is 
employed to trace this voltage difference and then feed-forward to the 
decoupling control scheme (i.e., added on top of the commanded load reactive 
current ilq) to provide an appropriate counter reaction accordingly (i.e., 
minimizes the STATCOM reactive current ripples).  
Figure 3-5 illustrates the block diagram of the proposed icq* algorithm 
which is represented by (3-34).  
vpccd
1
vpccd
vcd
x2
vL vL2
+
-
-
x2
1/2x
icq*
+
-
vpccd2
1/2vpccd
1/ωLf
 
Figure 3-5. Block diagram of the proposed external reactive current reference 
icq*. 
 
Finally, the resultant reactive current reference icq* is added to the load 
reactive current ilq in (3-6) to form the final dq-voltage references as follow: 
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( ) ( ) ( ) ( ) ( )( )
( ) ( )
*
_
*
*
k
2
f
cd pccd f cd cq lq cq
p id cd cd
L
v k v k R i i k i k i
K i k i k
ω
 = − + + + 
 − − 
 (3-35) 
 
( ) ( ) ( ) ( )
( )( ) ( )
* *
*
_
k
2
f
cq f cq cd cd
p iq lq cq cq
L
v k R i i k i k
K i k i i k
ω
 = − − + 
 − + − 
 (3-36) 
Appendix C shows the model of the proposed control scheme implemented 
using Matlab/Simulink which is represented by both (3-35) and (3-36). 
 
3.4 Results and Discussion 
The single-phase STATCOM is first studied through various 
simulation examples using Matlab/Simulink software package [188] to 
investigate the effectiveness of the proposed current reference algorithm (i.e., 
icq*). A laboratory prototype based on five-level CHI is also developed and 
several experiments are conducted to validate the simulation and theoretical 
findings. The sampling frequency of the control system is chosen to be 9.6 
kHz to circumvent the task overrun situation of dSPACE DS1104 controller 
board [175]. IPD CB-PWM technique with an effective switching frequency 
of 1.6 kHz (see model in Appendix D) is considered as a modulation technique 
for the CHI. 
 
3.4.1 Simulation Results 
The single-phase STATCOM is investigated with the circuit diagram 
depicted in Figure 3-6 and the system parameters tabulated in Table 3-1. The 
fundamental switching time (i.e., 0.02 second) is selected for both the Tid and 
Tvd in (3-13) and (3-24), respectively, while Tiq is set to be 0.002 second to 
avoid large resultant gain which can lead to system instability. The coupling 
resistor Rf and inductor Lf as given in (3-38) and (3-39), respectively, are 
obtained by equating the impedance ratio of the coupling impedance Zf to 10 
(i.e., tangent-1 (j𝜔𝜔Lf/Rf) or see (3-37)) in order to emulate the real-world 
transmission line impedance [170].  
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10f
f
X
R
=  (3-37) 
 
2 2
2 2 2 2 2 2
2 2
240 40
6
40 10
101 40
4
f f
f f f f
pcc
c
f
f
f
v
Z
i
R X
R Z X R
R
R
+ =
= −
= = =
−
=
Ω
=
= Ω
 (3-38) 
 
 
10 10 3.98 127 mH
2 2 2 50
f f
f
X R
L
f fπ π π
× ×
= = = =
×
 (3-39) 
 
Table 3-1. System Parameters Used in Computer Simulation and Practical 
Experiment. 
Symbol Quantity Value 
Sbase = 1.44 kVA, Vbase = 240 Vrms, Ibase = 6 Arms, Zbase = 40Ω 
f Fundamental frequency 50 Hz 
fsw Switching frequency 1.6 kHz 
fs Sampling frequency 9.6 kHz 
vpcc Grid voltage 240 Vrms = 1 p.u. 
Rs Grid resistor 0.4 mΩ = 0.01 p.u. 
Ls Grid inductor 12.7 mH 
Zs Grid impedance 4 Ω = 0.1 p.u. 
Rf Coupling resistor 4 Ω = 0.1 p.u. 
Lf Coupling inductor 127 mH 
Zf Coupling impedance 40 Ω = 1 p.u. 
Rl_A Load A resistor at 0.67 lagging PF 60 Ω = 1.5 p.u. 
Ll_A Load A inductor at 0.67 lagging PF 190 mH 
Zl_A Load A impedance 85 Ω = 1.4 p.u. 
il_A Load A current 4 Arms = 0.67 p.u. 
Rl_B Load B resistor at 0.67 leading PF 60 Ω 
Cl_B Load B capacitor at 0.67 leading PF 53 µF 
Zl_B Load B impedance 85 Ω = 1.4 p.u. 
il_B Load B current 4 Arms = 0.67 p.u 
CDCM DC capacitance of Mth H-bridge (i.e., M =1, 2) 1000 μF 
CDC 
Kp_vd 
Kp_id 
Kp_iq 
Total DC capacitance of the H-bridges 
d-axis voltage gain 
d-axis current gain 
q-axis current gain 
500 μF 
0.25 
0.21 
1.63 
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Figure 3-6: Circuit diagram of five-level H-bridge inverter based single-phase STATCOM with separated DC capacitors.
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Furthermore, the inductive load RlLl and capacitive load RlCl with 0.67 lagging 
and leading PF, respectively, are obtained as follows: 
PF 0.67l
l
P
Z
= =  (3-40) 
 
PF 0.67 144 0W 0 96l l lP S Q= × = × = =  (3-41) 
 
2 2240= 60
960
s
l
l
vR
P
= = Ω  (3-42) 
 
 
60= 190mH
2 2 50
l
l
XL
fπ π
= =
×  
(3-43) 
 
1 1= 53μH
2 60 2 50l c
C
X fπ π
= =
× × ×
 (3-44) 
The STATCOM system’s dynamics, steady-state, and transient scenarios are 
analysed with different loading conditions. The simulation study (see model in 
Appendix E) was carried out with linear single-phase reactive load which 
changes from RlLl to RlCl characteristic (i.e., from lagging to leading PF) at the 
time of 1 second. 
Figure 3-7 illustrates the performance of the STATCOM in response to 
a step change in the load. 
icq
ilq
 
(a)     (b) 
Figure 3-7. Simulation results of step change in the load current ilq and 
STATCOM reactive current icq (a) without and (b) with the proposed icq* 
algorithm. 
icq
ilq+icq*
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Specifically, Figure 3-7(a) presents the dynamic response of the STATCOM 
reactive current icq without the proposed icq* algorithm and Figure 3-7(b) 
shows the characteristic of the STATCOM reactive current icq with the 
proposed current references (i.e., ilq + icq*). 
A closer “zoomed” look of Figure 3-7 is also presented in Figure 3-8 
where it is clearly shown that the steady-state error and transient response of 
the STATCOM incorporating the proposed icq* algorithm to the step change of 
the load is greatly improved while achieving fast system response (see Figure 
3-7(b)). Furthermore, it is worth noticing that with the proposed icq* algorithm, 
the variation/oscillation of the measured STATCOM reactive current icq is 
mitigated without implementing any filtering circuit. 
icq
ilq
icq
ilq+icq*
 
(a)     (b) 
Figure 3-8. Close-up view of Figure 3-7 (a) without and (b) with the proposed 
icq* algorithm. 
 
As PLL requires a processing delay of at least half of the fundamental 
cycle for the STATCOM output voltage vc to be synchronized with the new 
voltage vpcc’s phase angle θ, the effect of this delay on the grid current is 
during the change in the load condition is demonstrated in Figure 3-9. This 
leads to VAR exchange occurs between the STATCOM and the transmission 
lines and therefore, causing the STATCOM to exhibit one or more oscillations 
or spikes (see Figure 3-8(a)) when the load is changed. The cause of this 
phenomenon can be observed from Figure 3-9(a) on both the grid active isd 
and reactive isq currents. However, as shown in Figure 3-9(b), when the 
proposed icq* algorithm is introduced to the decoupling feed-forward current 
vector controller, the spikes in the grid reactive current isq is considerably 
reduced by 50%. 
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isq
isd
 
(a)     (b) 
Figure 3-9. Simulation results of the grid active current isd and reactive current 
isq (a) without and (b) with the proposed icq* algorithm. 
 
The dynamic and transient responses of the total DC-link capacitor 
voltage’s (i.e., VDC) controller in response to inductive and capacitive VAR 
generations are demonstrated in Figure 3-10(a) while Figure 3-10(b) presents 
the three-level AC output voltages generated from each H-bridge inverter level 
and the overall five-level STATCOM output voltage vc. 
VDC
VDC2
VDC1
Capacitive mode
Inductive mode
vC2
vC1
vC
 
(a)     (b) 
Figure 3-10. Simulation results of (a) the total DC link capacitor voltages VDC 
with the proposed icq* and (b) the five-level cascaded voltage waveform 
isq
isd
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generated via the IPD CB-PWM technique with switching pattern swapping 
scheme. 
 
Figure 3-10(a) shows that the DC voltage-level across each DC-link capacitor 
is maintained constant using the switching pattern swapping scheme. This 
ensures equal switching stresses, conduction losses, and power handling 
between the H-bridges. Moreover, the scheme assists the control system to 
response quicker during the step changes of load reactive current. According 
to (3-1), it is revealed that when the DC peak voltage-level VDC is higher than 
the grid peak voltage vpcc, the STATCOM is operating in a capacitive mode to 
deliver reactive current to the power system. In contrast, when the STATCOM 
operates in an inductive mode, the DC peak voltage-level VDC is lower than 
the grid voltage vpcc to absorb reactive current from the power system. From 
Figure 3-10(b), the switching patterns are swapped between the H-bridge 
inverters at every two fundamental frequency cycle to resolve the current 
imbalance stress [176]. However, the five-level output voltage waveform still 
can be correctly obtained on the AC side of the cascaded inverter. 
 
3.4.2 Experiment Results 
A laboratory prototype based on a single-phase STATCOM (see 
Figure 3-6 and Figure 3-11) with the system parameters tabulated in Table 3-1 
is developed and tested to validate the theoretical and the simulation findings. 
From Figure 3-11, a dSPACE DS1104 processor board with CLP1104 
connector panels is used as the main control platform. It enables the linkage 
between the analogue and digital interface by introducing the Input-Output 
(I/O) interface blocks into the Matlab/Simulink model. With the 
Matlab/Simulink real-time workshop function, the Matlab/Simulink model 
with the dSPACE interface blocks are automatically converted into C-code, 
compiled, and then linked to the real-time dSPACE DS1104 processor board 
for digital signal processing. The application of the dSPACE Graphical User 
Interface (GUI) software allows the user to alter and monitor the model 
behaviour as well as the control parameters in real-time. 
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(a) 
 
(b) 
Figure 3-11. (a) Experimental set up and (b) block diagram of analogue 
components arrangement of the single-phase (one-leg) STATCOM system 
based on the five-level CHI with separated DC capacitors. 
 
Two step-down transformers (i.e., Multicomp MCF/B1805F) with 
turns ratio of 48:1 (i.e., 240 Vrms : 5 Vrms) are used to scale down the measured 
grid voltage vpcc and STATCOM voltage vc to a safe and workable voltage-
level for the dSPACE DS1104 controller board. Two current clamp-on probes 
(CCP) (i.e., Tektronix A622) are used to measure both the load current il and 
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the STATCOM output current ic. A digital real-time oscilloscope (OSC) (i.e., 
Tektronix TDS2004C) with four channels is used to capture and display the 
selected output voltage and current waveforms simultaneously. The two H-
bridge inverter cells are constructed using IGBT modules (MG75J6ES50 from 
Toshiba) and they are connected together in series to form a phase-leg of five-
level CHI. A coupling inductor Lf rated at 6 Arms is connected in series with 
the inverter prior to the PCC via an electro-Magnetic Contactor (MC) 
protected with a 6 Arms Thermal Overload Relay (TOR). The MC is manually 
controlled to connect and disconnect the single-phase STATCOM system at 
the PCC by separate start and stop push buttons, respectively. An auxiliary 
contact on the MC is connected across the start button as a hold-in contact to 
electrically latch closed the MC when the start button is pressed. This method 
is known as Direct-On-Line (DOL) starter as represented in the wiring 
diagram of Figure 3-12. 
On ButtonOff Button
MC
MC
TOL
 
Figure 3-12. Wiring diagram of DOL starter. 
 
To verify the real-time performance of the proposed icq* algorithm, the 
STATCOM system is set to operate in both the capacitive and inductive 
modes at 1 kVA for 10 seconds. The selected experimental results are 
analysed for PF correction, system dynamic, steady-state, and transient 
response. Multiple plotter instruments from the dSPACE controldesk’s 
element library under “Data Acquisition” group are utilized to monitor the 
behaviour of the control variables.  
Specifically, Figure 3-13 shows the dynamic response of the 
STATCOM current tracking characteristics in response to a step change in the 
reactive current reference from inductive to capacitive, which occurred at the 
5th second. A good dynamic characteristic with an instantaneous response is 
observed in Figure 3-13. In addition, mitigation of the STATCOM current icq 
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variation with the application of the proposed icq* algorithm is achieved (see 
Figure 3-13(b)) without scarifying the speed and the precision of the controller. 
 
(a)     (b) 
Figure 3-13. Experiment waveforms of load and STATCOM reactive currents 
during the reactive loads transition (a) without and (b) with the proposed icq* 
algorithm. 
 
This can be clearly seen from the closer “zoomed” view of the STATCOM 
reactive current icq during the capacitive compensation (i.e., from 5 to 10 
seconds) presented in Figure 3-14. 
icq
ilq
icq
ilq+icq*
 
(a)     (b) 
Figure 3-14. Close-up view of Figure 3-13 (a) without and (b) with the 
proposed icq* algorithm. 
 
Figure 3-15 shows the individual DC-link voltage waveform of each 
H-bridge inverter (i.e., VDC1 and VDC2) and the total DC voltages of phase-leg 
(i.e., VDC = VDC1 + VDC2) when the STATCOM system is changed from 
capacitive to inductive mode at the 5th second.  
99 
 
3.4 Results and Discussion 
VDC
VDC2
VDC1
 
Figure 3-15. Experimental waveforms of each and total DC-link capacitors’ 
voltages VDC with the proposed icq* algorithm and switching pattern swapping 
scheme during the reactive loads transition. 
 
With the switching pattern swapping scheme incorporated with the IPD CB-
PWM technique, the DC-link voltages are balanced and eventually become 
equal. It can also be observed that the DC voltage VDC is higher when the 
STATCOM system is operating in capacitive mode to compensate the 
inductive load A and it is vice-versa when the STATCOM system is operating 
in an inductive mode to compensate the capacitive load B. 
Figure 3-16 presents the experimental waveforms (i.e., from top to 
bottom) of the grid voltage vpcc, the five-level STATCOM output voltage vc, 
the STATCOM output current ic, and the reactive current references (i.e., ilq + 
icq*), respectively, for both capacitive and inductive modes. When the 
STATCOM is operating in capacitive mode (see Figure 3-16(a)), the voltage 
vc exceeds and lags the grid voltage vpcc to compensate the inductive load A. 
Since the direction of the current probe was pointing towards the PCC, a 
lagging STACOM reactive current icq is observed as shown in Figure 3-16(a). 
On the other hand, Figure 3-16(b) shows the operation of the STATCOM in 
the inductive mode, where the voltage vc waveform is lower and leads the grid 
voltage vpcc to compensate the capacitive load B. This produces a leading 
STATCOM reactive current icq flowing through the coupling inductor Lf and 
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towards the PCC. Furthermore, it is worth noting that low-order harmonics 
start to appear in the capacitive mode due to the pulse drop (see Figure 3-16(a)) 
as the inverter is driven into the overmodulation region (i.e., mi > 1 p.u.). 
vpcc
vc
ic
ilq+icq*
vpcc
vc
ic
ilq+icq*
 
(a)     (b) 
Figure 3-16. Experimental waveforms (channel 1: grid voltage vpcc, channel 2:   
five-level STATCOM output voltage vc, channel 3: the STATCOM output 
current ic, channel 4: the reactive current references (i.e. ilq + icq*), when the 
STATCOM is operating in (a) capacitive mode and (b) inductive mode at 1 
kVA. 
 
3.5 Summary 
The proposed new reactive current reference icq* algorithm suitable for 
STATCOM system was described in this chapter. For simplicity, five-level 
inverter was used to construct the single-phase STATCOM. The performance 
of the proposed method was investigated through simulation and experimental 
studies. The algorithm has demonstrated its ability to achieve good transient 
response for VAR compensation under different loading conditions without 
using any integral functions and filters in the feedback control loop. Rotated 
switching swapping scheme was employed to balance the DC-link capacitor 
voltages and hence equalize the current stress through switching devices. 
Interestingly, the proposed icq* algorithm was also able to minimize the effect 
of the inherent PLL delay which normally causes the STATCOM to exhibit 
large oscillations. The measured STATCOM current icq was very close to the 
current reference values and showed a reasonably smooth profile when the 
proposed icq* algorithm is integrated into the system. Thus, reduces the 
101 
 
3.5 Summary 
problem of voltage instability and enhances the overall system performance. 
The next chapter extends the application of the proposed control 
scheme to the MCHI based single-phase STATCOM driven by MSHE-PWM 
technique with variable DC voltage-levels. 
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Chapter 4 SHE-PWM Cascaded Multilevel Inverter with 
Adjustable DC-Voltage Levels Control for 
STATCOM Applications 
4.1 Introduction 
This chapter presents a new MSHE-PWM technique (i.e., proposed by 
Dahidah et al. [98]) for transformer-less STATCOM system based on MCHI 
configuration. The proposed MSHE-PWM method optimizes both the DC 
voltage-levels and the switching angles, enabling more harmonics to be 
eliminated (i.e., (N+M)-1 as opposed to N-1) without sacrificing the structure 
of the inverter circuit. This method interestingly provides constant switching 
angles and linear pattern of DC voltage-levels over the mi range that eliminates 
the tedious steps required for the off-line calculation of the switching angles; 
therefore, easing the implementation of the MSHE-PWM for dynamic systems. 
As the new method solely relies on the availability of the variable DC voltage-
levels, the rapid development of power semiconductor technologies has led to 
produce high-efficiency DC-DC converters; hence, for simplicity, buck- and 
boost-type converter are considered in this chapter for that purpose. The 
proposed control scheme (i.e., from Chapter 3) and voltage closed loop 
controllers are implemented for both the STATCOM and the DC-DC 
converters, respectively, to meet the VAR demand at different loading 
conditions. In this chapter, the MSHE-PWM is first compared to the IPD CB-
PWM technique operating with the same switching frequency to illustrate its 
enhanced characteristics. Then, the investigation is extended by exploring the 
STATCOM performance based on the new variation of MSHE-PWM 
technique with different distribution ratios (i.e., the number of constant 
quarter-cycle switching angles/transitions; case I: N1/N2 = 3/5 and case II: 
N1/N2 = 3/8). The effectiveness and the theoretical analysis of the proposed 
approach are verified through both simulation and experimental studies. 
This chapter discusses as following: Section 4.2 presents the analysis 
and the formulation of the proposed method applied to five-level SHE-PWM 
inverter. Section 4.3 addresses the STATCOM system configuration and the 
controllers for the DC-DC converters. Selected simulation and experimentally 
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validated results are reported in Section 4.4. Finally, conclusions are 
summarized in Section 4.5. 
 
4.2 Five-Level SHE-PWM with Variable DC Voltage-Levels 
The proposed single-phase five-level voltage source CHI with 
separated DC-DC buck- and boost-type converters are shown in Figure 4-1(a) 
and Figure 4-1(b), respectively.  
VSO2
Cbuck2 Rbuck2
d2
Lbuck2
VSO1
Cbuck1 Rbuck1
d1
Lbuck1IL1
VDC2
VDC1 vc1
vc2
vcIL2
IC2 IDC2
IC1 IDC1
 
(a) 
VSO1 Cboost1
Rboost1
Lboost1
VDC1
vc1
vc2
vc
IC1 IDC1
d1
IL1
VSO2 Cboost2
Rboost2
Lboost2
VDC2
IC2 IDC2
d2
IL2
 
(b) 
Figure 4-1. Single-phase two cascaded H-bridges with separated DC-DC (a) 
buck and (b) boost converters. 
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The parameters of the converters shown in Figure 4-1 (see Appendix F for 
buck converter and Appendix J for boost converter) are tabulated in Table 4-1.  
 
Table 4-1: Converter Parameters Used in the Simulation Study. 
Quantity DC-DC buck converter DC-DC boost converter 
DC voltage source VSO 240 V 60 V 
Filter inductor L 0.5 mH 6.4 µH 
Filter capacitor C 0.25 mF 300 µF 
Switching frequency fsw 2 kHz 25 kHz 
 
The reason of implementing these two DC-DC converter topologies is to 
discover the advantage of each one based on the same voltage closed loop 
controller design using the state-space averaging modelling technique. In 
many applications, it is important for a converter/inverter to be lightweight 
and of a relatively small size [177]. From Table 4-1, the boost converter is no 
doubt the favourable one when compared to the buck converter due to its 
smaller size of LboostCboost output filter possessed by high switching frequency. 
Although the proposed work relies on the operation of DC-DC 
converters, it is worth noting that any converter could be equally applied as 
long as it satisfies its purpose in providing the “fluctuation-free” variable DC 
voltage-levels to the inverter cells. For a commercial STATCOM which 
specifically designed for PF or unbalance compensation, typically there is an 
“optional” ESS which serves the purpose of storing electrical power received 
from a generating station (i.e., wind farm, solar panels) or from the AC grid 
network  [171], [172]. Thus, this ESS can be served as the DC voltage souce 
VSO for the converters. 
Besides that, including extra DC-DC converters will not deteriorate the 
practicability and the performance of the STATCOM system as relatively 
medium- to high-voltage DC-DC converters with high switching frequencies 
ranges from 5 kHz [179] to 50 kHz [180] have been proposed by several 
recent research articles for different applications including grid-connected 
converters, PV integration with the grid, etc. [179]-[184]. For instance, Akagi 
and Kitada [182] proposed high-voltage (i.e., 6.6 kV) modular multilevel 
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cascaded back-to-back inverter combining bidirectional isolated DC-DC 
converter operating at switching frequency of 20 kHz. Nevertheless, the buck 
converter employed in this work is operated with a switching frequency of 
only 2 kHz, which considered acceptable as suggested by enormous recent 
literature in the field. 
Furthermore, electrical isolation for the DC-DC stage can be achieved 
by employing high-frequency transformer due to its higher degree of 
efficiency (i.e., through reduction of transformer losses when compared to 50 
Hz transformer) as well as light and compact size [177], [178]. However, due 
to the extremely low resistance of the winding turns, the high frequency 
transformer is not able to cope with the volt-second asymmetry/inequality 
problem; therefore, pushing its core materials into saturation (i.e., resulting 
unwanted departure from ideal behaviour caused by the generation of 
harmonics and intermodulation distortion). Nevertheless, an elegant solution 
for the full-bridge converter has been demonstrated in [177] using the current 
mode control (i.e., rather than putting a small air-gap in series with the core) to 
control the asymmetry problem. 
In this chapter, the constant quarter-cycle switching angles with a 
distribution ratio of N1/N2 = 3/5 and N1/N2 = 3/8 are assumed to construct the 
five-level SHE-PWM waveform as shown in Figure 4-2(a) and Figure 4-2(b), 
respectively. The target in each case is to eliminate nine (i.e., 5th, 7th, 11th, 13th, 
17th, 19th, 23rd, 25th, and 29th) and twelve (i.e., 5th, 7th, 11th, 13th, 17th, 19th, 23rd, 
25th, 29th, 31st, 35th, and 37th) low-order non-triplen harmonics, respectively, 
while controlling the fundamental component at pre-defined value.  
From Figure 4-2, it is worth noting that the constant quarter-cycle 
switching angles for Case I and Case II make the effective switching 
frequency of the inverter equals to 1.6 kHz (i.e., 32×50 Hz) and 2.2 kHz (i.e., 
44×50 Hz), respectively. Therefore, when compared to the CB-PWM based 
STATCOM with a typical switching frequency ranges between 5 kHz [154] 
and 10 kHz [185], the proposed MSHE-PWM method offers considerably less 
losses, less cooling, and low power dissipation requirement, which could 
largely reduce the volume and the weight of overall system and hence, 
increase its reliability and performance.  
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(b) 
Figure 4-2. Five-level SHE-PWM waveform with a distribution ratio of (a) 
Case I: N1/N2 = 3/5 and (b) Case II: N1/N2 = 3/8 (only quarter-cycle shown). 
 
The STATCOM output voltage waveform is described by Fourier 
series (4-1) and the optimal switching angles and the DC voltage-levels are 
obtained by solving the following objective function when it is subject to the 
constraints of (4-2) and (4-3). 
( ) ( ) ( ) ( )cos cos
1 1 2
2
1
Ν Ν +Ν
ι ι ι
DC ι DC ι
ι ι=Ν
m π
V α +V α =+
= +
 
− − 
 
×∑ ∑1
1
1 1
1 1
4  
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where N1 is the number of switching transitions between zero- and the first-
level which must be an odd number, N2 is the number of switching transitions 
between the first-level and the second-level which can be either odd or even 
number, and mi is the modulation index. 
 
ι Ν Ν
π
α α α +
 
< < < ... < < 
 1 2
20 2  
(4-2) 
 
MDC_min DC DC_max
V V V≤ ≤  (4-3) 
 
where VDC_min and VDC_max are the minimum and maximum values of the DC 
voltage source, respectively and VDCM is the Mth DC voltage-level (i.e., M =1, 
2). 
 
The constraints (i.e., (4-2) and (4-3)) are imposed in the formulation to ensure 
that the resultant waveform is realizable and physically correct. Specifically, 
(4-3) assures that the optimal DC-level is within a certain range. An 
optimization technique based on the approach proposed in [91] and [98] is 
employed to find the solution of (4-1) and multiple sets of solutions for 
various multilevel waveforms with different distribution ratios and different 
ranges of mi were obtained. However, only two sets of solutions (i.e., Case I: 
N1/N2 = 3/5 and Case II: N1/N2 = 3/8) are presented in this chapter as depicted 
in Figure 4-3 while more solutions for the same multilevel waveforms can be 
found in [98]. 
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(a)          (b) 
Figure 4-3. Switching angle and DC voltage-levels solution for five-level waveform with (a) N = 3/5, 0.64 < mi <2.0 and (b) N = 3/8, 0.63 < mi <1.8.
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4.3 The Proposed Single-Phase STATCOM: Key Operation 
Figure 4-4 shows the single-line block diagram of the proposed five-
level SHE-PWM inverter based single-phase STATCOM system and the 
associated proposed control schemes.  
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Figure 4-4. Block diagram of the single-phase STATCOM system with the 
associated proposed control scheme. 
 
From Figure 4-4, the STATCOM is paralleled with the power system via a 
coupling inductor Zf at the PCC. The decoupling feed-forward current vector 
controller integrating with the proposed icq* algorithm (i.e., from Chapter 3) is 
employed in this chapter, where the resultant dq-voltage reference values are 
given as: 
( ) ( ) ( ) ( ) ( )( )
( )
*
_
*k
2
f
cd pccd f cd cq lq cq
p id cd
L
v k v k R i i k i k i
K i k
ω
 = − + + + 
− −  
 (4-4) 
 
( ) ( ) ( ) ( )( ) ( )* *_k 2
f
cq f cq cd p iq lq cq cq
L
v k R i i k K i k i i k
ω
 = − − − + −      (4-5) 
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where vpccd defines the d-axis grid voltage, Rf and Lf are the coupling resistor 
and inductor, respectively, ω defines the fundamental grid voltage frequency, 
icd and icq are the active and reactive current of the STATCOM, respectively, 
icq* is the proposed reactive current reference algorithm, and ilq is the reference 
reactive current extracted from the load side.  
 
From (4-4) and (4-5), the respective proportional gain Kp_i(d,q) of the P-
controller is given by: 
_ ( , )
( , ) 2
f f
p i d q
i d q
L R
K
T
= +  (4-6) 
where Ti defines the controller operating rate. 
 
The desired STATCOM output voltage magnitude vc* and its phase angle δ 
with respect to vpcc is given as follows: 
* * 2 * 2( ) ( )c cd cqv v v= +  (4-7) 
 
*
1
*
cq
cd
v
tan
v
−
 
 

= 

δ  (4-8) 
The real-time implementation of the proposed control scheme model (see (4-4) 
and (4-5)) using Matlab/Simulink is shown in Appendix C. 
The proposed MSHE-PWM method relies on the availability of the 
variable DC voltage-levels which can be easily obtained by DC-DC converters. 
With the rapid growth in semiconductor devices industry and advanced 
materials such as nanocrystalline soft magnetic core that offers high saturation 
flux density (more than 1.2 T) and high relative permeability (in the 10000 to 
100000 range) leading to an extremely low core loss, the combination of the 
magnetic core with the latest trench-gate IGBTs and super-junction MOSFETs 
has made it possible to improve the system efficiency of the DC-DC 
converters up to 97% or higher [186]. In the near future, the emergence of 
SIlicon Carbide (SiC) switching devices and a new magnetic core material 
will allow the system efficiency to reach higher than 99% [153].  
To illustrate the feasibility of the proposed MSHE-PWM method and 
for simplicity, a DC-DC buck- and boost-type converter which operates at 
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only 2 kHz and 25 kHz, respectively, are considered in this chapter to provide 
the variable DC voltage-levels for each H-bridge inverter according to the 
operating point (i.e., mi). 
  
4.3.1 DC-DC Buck Converter 
With the assumption of ideal components (i.e., switch, capacitor Cbuck, 
and inductor Lbuck), the voltage closed loop controller for the buck converter is 
designed in Continuous Conduction Mode (CCM) by using the state-space 
averaging modelling technique with Venable approach [187]. The state-space 
equation of the buck converter for mode 1 (i.e., switch is on) and mode 2 (i.e., 
switch is off) are defined in (4-9) and (4-10), respectively. 
10 1
1 1
0
L
L
SO
DCDC
buck buck buck
dI
ILDt VLVdV
C R CDt
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where VSO defines the DC input voltage source, VDC defines the total DC-link 
voltage, IC, IDC, and IL is the DC current flowing through the filter capacitor 
Cbuck, resistor Rbuck, and inductor Lbuck, respectively. 
 
By equating (4-9) and (4-10), the periodic state-space equation over the 
switching period t is given by: 
[ ] [ ]1 1
dX A X B D U
dt
= +  (4-11) 
where D is the duty cycle, SOU V=  presents the vector of DC input source, 
Rbuck is the buck converter’s load resistor, 
L
DC
X
I
V
 
 
 
=  defines the vector of 
state variables, and 
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1
10
1 1
buck
buck buck buck
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 
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1
0
buckLB
 
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 defines the buck converter system 
dynamics. 
 
From (4-11), the behaviour for small deviations of D, U, and X from an 
operating point is considered as given by: 
OX X x=> + , OD D d=> + , OU U u=> +  (4-12) 
where the XO, DO, and UO define the steady-state operating point while x, d, 
and u are the small perturbations from the operating point.  
 
By substituting (4-12) into (4-11), one can obtain: 
[ ][ ] [ ][ ]1 1O O O O O O
dX dx A X x B D U D u dU du
dt dt
+ = + + ++ +  (4-13) 
From (4-13), XO and DOUO are ignored since those are defined to be the 
steady-state point. The same approach is considered for the perturbation terms 
as the product of d and u is very small. This yields the final linear time-
invariant state-space averaged equation as follows: 
[ ][ ] [ ][ ]1 1 O O
dx A x B D u dU
dt
= + +  (4-14) 
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By taking Laplace transform, 
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A linear DC output voltage vDC(s) equation in (4-20) is formed by equating 
(4-17) and (4-18) as follows: 
2
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where the first bracket defines the buck converter’s input voltage deviation at 
the operating point and the second bracket defines the buck converter’s 
transfer function Gconv(s) for designing the voltage closed loop controller Gv(s). 
 
Hence, the control system of the DC-DC buck converter can be simply 
illustrated by the single-line block diagram of Figure 4-5 below. 
Gv(s) Gconv(s)
DO/VSOvSO(s)
vDC(s)
vDC(s)* d(s)
+
-
+
+
 
Figure 4-5. Block diagram of the buck converter with voltage loop feedback 
control. 
 
As for P, PI, and PID controllers, the Gv(s) shown in Figure 4-5 is basically an 
error amplifier for the voltage mode closed loop controller to generate the duty 
cycle demand d for the switching device of the buck converter. From [187], 
the transfer function of Gv(s) is defined as: 
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where A is the gain of the error amplifier, 𝜔𝜔z_buck (i.e., 𝜔𝜔cross_buck/K) and 𝜔𝜔p_buck 
(i.e., 𝜔𝜔cross_buck ×K), respectively, are the zero- and pole-frequency based on 
the selected crossover frequency 𝜔𝜔cross_buck and K factor value [187]. 
 
Appendix F and Appendix G show the real-time implementation of the buck 
converter and its associated voltage loop feedback control which is 
represented by (4-21), respectively. 
 
4.3.2 DC-DC Boost Converter 
Compared with the proposed DC-DC buck converter operating at 2 
kHz, the boost type possesses high efficient operation with reduced current 
ratings and increased the bandwidth of the converter (i.e., 25 kHz); therefore, 
resulting in smaller size of LboostCboost output filter. Thus, it has also been 
chosen to provide variable DC voltage-levels for each H-bridge inverter in 
accordance to the resultant modulation index mi.  
Similarly, the voltage closed loop controller of the DC-DC boost 
converter is designed in CCM using the state-space averaging modelling 
technique with Venable approach [187]. From Figure 4-1(b), by considering 
the small deviation and the steady-state operating point of the boost converter, 
the state-space equation for mode 1 (i.e., switch is on) and mode 2 (i.e., switch 
is off) are defined in (4-22) and (4-23), respectively.  
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where VSO defines the DC input voltage source, VDC defines the total DC-link 
voltage, IC, IDC, and IL is the DC current flowing through the filter capacitor 
Cboost, resistor Rboost, and inductor Lboost, respectively. 
 
By equating (4-22) and (4-23), the periodic state-space equation over the 
switching period t is given by: 
[ ] [ ]1 2 1(1 )
dX A A X B U
d
D
t
D + −= +  (4-24) 
where L
DC
X
I
V
 
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=  defines the vector of state variables, 
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defines the boost converter system dynamics, D is the duty cycle, SOU V=  
presents the vector of DC input source, and Rboost is the boost converter’s load 
resistor. 
 
From (4-24), the behaviour for small deviations of D, U, and X from an 
operating point is considered as given by: 
OX X x=> + , OD D d=> + , OU U u=> +  (4-25) 
where the XO, DO, and UO define the steady-state operating point while x, d, 
and u are the small perturbations from the operating point.  
 
By substituting (4-25) into (4-24), one can obtain: 
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+   += + + +
 (4-26) 
 
From (4-26), XO, DOXO, and UO are ignored since those are defined to be the 
steady-state point. The same approach is considered for the perturbation terms 
as the product of d and x is very small. This yields the final linear time-
invariant state-space averaged equation as follows: 
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( ) [ ] ( ) [ ] [ ][ ]1 2 1 2 11 o OoD D
dx A A x A A X B u
dt
d+ − + −     + =  (4-27) 
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By taking Laplace transform, 
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A linear DC output voltage vDC(s) equation in (4-33) is formed by equating 
(4-30) and (4-31) as follows. 
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where the first bracket defines the boost converter’s input voltage deviation at 
the operating point and the second bracket defines the boost converter’s 
transfer function Gconv(s) for designing the voltage closed loop controller Gv(s). 
 
From (4-33), the right-half plane zero (i.e., second bracket) is related to the 
effective value of the filter inductance Lboost and the load resistance Rboost. To 
mitigate the instability effect caused by the right-half plane zero, higher 
operating switching frequency fsw_boost must be selected to reduce the size of 
filter inductance Lboost; therefore, optimizing the voltage loop performance 
with a proper selection of the crossover frequency for better transient response. 
The control system of the DC-DC boost converter can be simply 
illustrated by the single-line block diagram of Figure 4-6 below. 
Gv(s) Gconv(s)
(1-DO)/
(VSO)(1-(sLboost/(1-DO(s))2Rboost)
vSO(s)
vDC(s)
vDC(s)* d(s)
+
+
+
-
 
Figure 4-6. Block diagram of the boost converter with voltage loop feedback 
control. 
 
From Figure 4-6, the transfer function of the error amplifier Gv(s), which 
generates the duty cycle demand d for the switching device of the boost  
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converter, is defined as [187]: 
( ) _
_
1
1
z boost
v
p boost
s
AG s ss
ω
ω
 + 
 =
 + 
 
 (4-34) 
where A is the gain of the error amplifier, 𝜔𝜔z_boost (i.e., 𝜔𝜔cross_boost/K) and 
𝜔𝜔p_buck (i.e., 𝜔𝜔cross_boost ×K), respectively, are the zero- and pole-frequency 
based on the selected crossover frequency 𝜔𝜔cross_boost and K factor value [187]. 
 
Appendix J and Appendix K show the implementation of the boost converter 
and its associated voltage loop feedback control model using Matlab/Simulink 
which is represented by (4-34), respectively. 
 
4.4 Results and Discussion 
Similarly, the proposed MSHE-PWM method based single-phase 
STATCOM system is first studied through various simulation examples using 
Matlab/Simulink software package [188]. To verify the simulation and 
theoretical work presented in this chapter, the single-phase five-level CHI 
presented in Chapter 3 has been scaled-down and analysed. Selected results 
are chosen to demonstrate the validity of the proposed MSHE-PWM method 
based STATCOM system. The next subsections present the comparison 
between the proposed method and the conventional IPD CB-PWM operated 
with an equivalent frequency (i.e., 1.6 kHz) to show the superiority and 
effectiveness of the former. 
4.4.1 Comparison of MSHE-PWM with distribution ratio of N1/N2 = 3/5 
against IPD CB-PWM technique 
4.4.1.1 Simulation Results 
The simulation study of the proposed STATCOM system with 
separated DC-DC buck converters (see model in Appendix I) is carried out 
with the system parameters tabulated in Table 4-2.  
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Table 4-2. System Parameters Used in the Simulation Study. 
Buck converter steady-state parameters: 
DC voltage source: Vso = 240 V 
Switching frequency: fsw_buck = 2 kHz 
Filter inductor: Lbuck = 500 µH 
Filter capacitor: Cbuck = 250 μF 
Filter resistor: Rbuck = 1 Ω 
Crossover frequency: 𝜔𝜔cross_buck = 5657 rad/s 
Gain of error amplifier: A = 36.66 
Zero-frequency: ωz_buck = 752.24 rad/s 
Pole-frequency: ωp_buck = 742539.51 rad/s 
Single-phase power system parameters: 
Sbase = 1.44 kVA, Vbase  = 240 Vrms, Ibase = 6 Arms, Zbase = 40 Ω 
Fundamental frequency: f = 50 Hz 
Single phase power rating = 1 p.u. 
Single phase grid voltage: vpcc = 1 p.u. 
Grid resistor: Rs = 0.4 Ω = 0.01 p.u. 
Grid inductor: Ls = 12.7 mH 
Grid impedance: Zs = 4 Ω = 0.1 p.u. 
Coupling resistor: Rf = 4 Ω = 0.1 p.u. 
Coupling inductor: Lf = 127 mH 
Coupling impedance: Zf = 40 Ω = 1 p.u. 
Load A Rl: Sl_A = Pl_A = 960 W = 0.67 p.u. 
Load A current: il_A = 4 Arms = 0.67 p.u. 
Load B RlLl: Sl_B = 1360 W = 0.94 p.u.,  
Pl_B = 960 W = 0.67 p.u., Ql_B = 960 VAR = 0.67 p.u. 
Load B current: il_B = 5.64 Arms = 0.94 p.u. 
d-axis Proportional gain: Kp_id = 0.21 
q-axis Proportional gain: Kp_iq = 1.63 
 
The performance of the STATCOM system’s dynamics, steady-state, and 
transient characteristics are investigated at different loading conditions using a 
linear single-phase reactive load that changes from resistive load A to 
inductive load B (i.e., from unity to lagging PF) at the time of 1 second. 
The implementation of the proposed line-to-neutral MSHE-PWM 
voltage waveform produced by the STATCOM system and its associated 
spectrum for load B is illustrated in Figure 4-7. 
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31
 
Figure 4-7. Simulation results of Case I (i.e., N1/N2 = 3/5) of single-phase (i.e., 
line-to-neutral) five-level SHE-PWM output voltage waveform and its 
spectrum for load B. 
 
It is observed that the intended low-order non-triplen harmonics (i.e., 5th, 7th, 
11th, 13th, 17th, 19th, 23rd, 25th, and 29th) which were meant to be eliminated are 
absent and the next harmonic appears in the line-to-neutral spectrum is the 31st. 
From Figure 4-7, it is worth noting that the proposed MSHE-PWM method 
implemented with only eight switching angles per quarter cycle (i.e., 32 
switching angles per one cycle) makes the effective switching frequency of the 
inverter equals to 1.6 kHz (i.e., 32 ×50 Hz). 
Figure 4-8 illustrates the dynamic and transient responses of the 
MSHE-PWM based STATCOM system controlled by the proposed control 
scheme under different loading conditions (i.e., from resistive load A to 
inductive load B). Specifically, Figure 4-8(e) illustrates the grid voltage sag 
(i.e., reduced by about 7% from the nominal voltage value), which is caused 
by the voltage drop across the grid impedance Zs, when the load is changed 
from A to B at the time of 1 second. This voltage sag is then restored back to a 
unity by the proposed STATCOM system via reactive current compensation.  
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vpcc
vpcc_sag
 
(a)           (e) 
ilq+icq*
icq
 
(b)           (f) 
 
(c)           (g) 
vDC2
vDC vDC1
 
(d)           (h) 
Figure 4-8. Simulation results of AC single-phase line-to-neutral (a) grid voltage vpcc, (b) grid current is, (c) STATCOM voltage vc, (d) STATCOM current ic,  and DC quantities of (e) grid voltage 
magnitude vpcc, (f) ramp change of measured icq and reactive current references ilq + icq*, (g) modulation indexes mi, and (h) buck converters output voltages vDC1 and vDC2 at different loading conditions. 
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 Figure 4-8(f) shows the characteristic of the STATCOM reactive current icq 
which is consistently tracking the ramp-change of the reactive current 
references ilq + icq*. Similar observation is also seen from Figure 4-8(h), where 
the characteristic of each DC output voltage (i.e., vDC1 and vDC2) generated by 
the buck converters in response to the resultant modulation index mi (see 
Figure 4-8(g)) provided by the proposed control scheme is demonstrated. 
To further show the effectiveness of the proposed MSHE-PWM 
method in producing a high quality output voltage waveform, the same 
STATCOM system is operated and compared to the conventional IPD CB-
PWM with an equivalent switching frequency of 1.6 kHz (see model in 
Appendix H).  
7 17 25 3129
 
Figure 4-9. Simulation results of single-phase (i.e., line-to-neutral) five-level 
CB-PWM output voltage waveform and its spectrum for load B. 
 
As the inverter is driven into the overmodulation region (i.e., mi > 1 p.u.) for 
the given loading condition (i.e., capacitive mode), low-order harmonics start 
to appear in the case of CB-PWM due to the pulse drop which is observed 
from Figure 4-9. A quick comparison with the spectrum presented in Figure 
4-7 that is offered by the proposed MSHE-PWM with variable DC voltage-
levels technique, reveals that the harmonics are tightly controlled even in the 
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 case when the inverter operates in overmodulation region; therefore, offering 
considerably lower THD and wider inverter’s bandwidth with low-switching 
frequency, hence, less switching losses and cooling requirements. 
For completeness, the dynamic and transient performances of the 
proposed MSHE-PWM method and the conventional CB-PWM technique 
employing with the same proposed control scheme are also investigated as 
shown in Figure 4-10. Specifically, Figure 4-10(b) demonstrates the 
performance of the MSHE-PWM based STATCOM, which took 
approximately 4 cycles to detect and restore the grid voltage vpcc back to a 
unity and then reached steady-state. This gives about 50% response time 
improvement of the system [98] when compared to the conventional CB-
PWM based STATCOM with separated DC-link voltage sources (see Figure 
4-10(a)). 
1.19
1.09
 
(a)     (b) 
Figure 4-10. Simulation results of restoring the grid voltage vpcc sags using      
(a) an equivalent CB-PWM and (b) proposed MSHE-PWM technique. 
 
4.4.1.2 Experiment Results 
A scaled-down laboratory prototype based on the single-phase 
STATCOM system as shown in Chapter 3 under Section 3.4.2 has been 
developed and tested to validate the theoretical and the simulation findings. 
Since the purpose of this chapter is to explore the advantages of the new 
MSHE-PWM, hence for convenience, a five-level CHI with separated DC 
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 voltage sources (see Figure 4-11) forms the heart of the proposed STATCOM 
system which is studied with the system parameters of Table 4-3.  
 
Table 4-3. System Parameters Used in the Experimental Work. 
Single-phase power system parameters: 
Sbase = 90 VA, Vbase = 60 Vrms, Ibase = 1.5 Arms, Zbase = 40 Ω 
Fundamental frequency: f = 50 Hz 
Single phase power rating = 1 p.u. 
Single phase grid voltage: vpcc = 1 p.u. 
Coupling resistor: Rf = 4 Ω = 0.1 p.u. 
Coupling inductor: Lf = 127 mH  
Coupling impedance: Zf = 40 Ω = 1 p.u. 
Load A Rl: Sl_A = Pl_A = 60 W = 0.67 p.u. 
Load A current:  il_A = 1 Arms = 0.67 p.u. 
Load B RlLl: Sl_B = 85 W = 0.94 p.u.,  
Pl_B = 60 W = 0.67 p.u., Ql_B = 60 VAR = 0.67 p.u. 
Load B current: il_B = 1.4 Arms = 0.94 p.u. 
 
From Table 4-3, the coupling impedance Zf is obtained based on the rated grid 
voltage vpcc (i.e., 60 Vrms) and current (i.e., 1.5 Arms). It should be noted that 
due to the limited number of DC voltage sources, the operating voltage in the 
experiments has been scaled down from 240 Vrms to 60 Vrms as compared with 
the simulation study (i.e., Table 4-2). However, the impedance of load remains 
the same; therefore, this has no effect on the controller parameters (i.e., the 
gains of P-controllers) as the operating current is reduced by the same 
proportional amount. Thus, same controller parameters of the proposed control 
scheme are employed in both the simulation and experimental work. 
The real-time analysis of STATCOM system’s dynamic, steady-state, 
transient response, and harmonics performances are carried out with a 90 W of 
linear single-phase reactive load that changes from resistive Rl to inductive 
RlLl characteristic (i.e., from unity to lagging PF) at the time of the 3rd second 
(see Figure 4-12). Specifically, Figure 4-12(a) illustrates the grid voltage sag 
(i.e., about 4% of the nominal voltage) caused by the voltage drop across the 
240 Vrms to 60 Vrms step-down transformer when only a resistive load (i.e., 
load A) is connected to the power system (i.e., from 0 to 3 seconds). 
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Figure 4-11: Circuit diagram of five-level SHE-PWM (i.e., Case I (i.e., N1/N2 = 3/5) H-bridge inverter based single-phase STATCOM with the separated DC voltage sources.
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Figure 4-12. Experimental results of DC vectors in p.u. value (a) grid voltage magnitude vpcc, (b) ramp change of measured icq and reactive current references ilq + icq*, (c) modulation indexes mi, and (d) 
DC voltage-levels vDC1 and vDC2 at different loading conditions. 
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Since there is no reactive component being extracted from the load side (i.e., 
ilq = 0) at this interval, the STATCOM reactive current icq is zero (see Figure 
4-12(b)) and hence there is no VAR exchange between the STATCOM system 
and the power system at PCC. Nevertheless, at the next interval (i.e., from 3 to 
6 seconds), the grid voltage vpcc is successfully restored back to a unity after 
providing reactive current compensation by the STATCOM system. Figure 
4-12(b) further shows the characteristic of the STATCOM reactive current icq 
controller which is consistently tracking the ramp-change of reactive current 
references ilq + icq* value. On the other hand, Figure 4-12(d) presents the 
characteristics of the DC voltages in response to the resultant modulation 
index mi shown in Figure 4-12(c). 
The dynamic and transient performances of the proposed MSHE-PWM 
method against the conventional IPD CB-PWM technique are also 
experimentally verified and compared under the same loading conditions (i.e., 
a step change from load A to load B) as illustrated in Figure 4-13.  
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(a)     (b) 
Figure 4-13. Experimental results of restoring the grid voltage vpcc sags using 
(a) an equivalent CB-PWM and (b) proposed MSHE-PWM technique. 
 
Although a small deviation between simulation and practical results is always 
appreciated, nevertheless, it is worth noting that the proposed method takes 
only half of the time response (i.e., approximately 4 cycles) than the 
conventional CB-PWM technique to restore the grid voltage vpcc back to unity 
(see Figure 4-13(b)). This is due to the constant switching transitions/angles of 
the proposed MSHE-PWM technique being able to increase the inverter 
bandwith and eliminate maximum number of harmonics with relatively 
equivalent switching frequency (i.e., 1.6 kHz). Furthermore, the grid voltage 
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vpcc which is regulated by the MSHE-PWM technique (see Figure 4-13(b)), 
contains some ripples as opposed to the CB-PWM (see Figure 4-13(a)) due to 
the fact that the MSHE-PWM operates with a low-switching frequency and 
the existence of high-order harmonics (non-eliminated). Nevertheless, these 
harmonics can be always removed easily with a small size filter without 
compromising the performance of the system [189]. 
The real-time single-phase five-level voltage waveforms and the 
associated spectra for both the proposed MSHE-PWM and the conventional 
CB-PWM techniques are shown in Figure 4-14(a) and  Figure 4-14(b), 
respectively.  
31
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(a)     (b) 
Figure 4-14. Experimental implementation of line-to-neutral five-level output 
voltage waveform and the associated spectrum. (a) MSHE-PWM (i.e., N1/N2 = 
3/5) and (b) CB-PWM technique. 
 
These are in a good match with the simulation results presented in Figure 4-7 
and Figure 4-9. Once again, it is confirmed that the proposed MSHE-PWM 
method offers a tight control of the low-order non-triplen harmonics when 
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compared to the conventional CB-PWM technique, where low-order 
harmonics start to appear if the inverter is driven into the overmodulation 
region. This will necessitate harmonic filtering circuits to be installed in order 
to attenuate the unwanted harmonic, which in turns increases the construction 
cost and the size of the system. 
Figure 4-15 presents the experimental waveforms of the grid voltage 
vpcc (i.e., channel 1), the five-level SHE-PWM STATCOM output voltage vc 
(i.e., channel 2), the STATCOM output current ic (i.e., channel 3), and the 
reactive current references ilq + icq* (i.e., channel 4) under different loading 
conditions. 
vpcc
vc
ic
ilq+icq*
vpcc
vc
ic
ilq+icq*
 
(a)     (b) 
Figure 4-15. Experimental results of the proposed MSHE-PWM based single-
phase STATCOM in (a) floating mode and (b) capacitive mode operation. 
 
From the channel 3 of Figure 4-15(a) and Figure 4-15(b), the phase distortion 
in STATCOM current is caused by the 3rd harmonic component (i.e., triplen 
harmonics) which can be observed from Figure 4-7 and Figure 4-14(a) [190]. 
Nevertheless, these triplen harmonics are left uncontrolled as they will be 
eliminated by the 120 electrical degree phase shift characteristic in three-phase 
system. 
 The next subsections investigate the performance of the proposed 
MSHE-PWM based STATCOM system with different distribution ratios (i.e., 
case I: N1/N2 = 3/5 and case II: N1/N2 = 3/8). 
133 
 
4.4 Results and Discussion 
4.4.2 Comparison of MSHE-PWM with distribution ratio of N1/N2 = 3/5 
against N1/N2 = 3/8. 
4.4.2.1 Simulation Results 
The simulation study of the proposed STATCOM system with 
separated DC-DC boost converters (see model in Appendix L) is carried out 
with the system parameters tabulated in Table 4-4.  
 
Table 4-4. System Parameters Used in the Simulation Study. 
Boost converter steady-state parameters: 
DC voltage source: Vso = 60 V 
Switching frequency: fsw_boost = 25 kHz 
Filter inductor: Lboost = 6.4 µH 
Filter capacitor: Cboost = 0.3 mF 
Filter resistor: Rboost = 10 Ω 
Crossover frequency: 𝜔𝜔cross_boost = 114 krad/s 
Gain of error amplifier: A = 3.32 
Zero-frequency: ωz_boost = 2224.37 rad/s 
Pole-frequency: ωp_boost = 58538.43 rad/s 
Single-phase power system parameters: 
Sbase = 1.44 kVA, Vbase  = 240 Vrms, Ibase = 6 Arms, Zbase= 40 Ω 
Fundamental frequency: f = 50 Hz 
Single phase power rating = 1 p.u. 
Single phase grid voltage: vpcc = 1 p.u. 
Grid resistor: Rs = 0.4 Ω = 0.01 p.u. 
Grid inductor: Ls = 12.7 mH 
Grid impedance: Zs = 4 Ω = 0.1 p.u. 
Coupling resistor: Rf = 4 Ω = 0.1 p.u. 
Coupling inductor: Lf = 127 mH 
Coupling impedance: Zf = 40 Ω = 1 p.u. 
Load A RlCl: Sl_A = 1360 W = 0.94 p.u.,  
Pl_A = 960 W = 0.67 p.u., Ql_A = 960 VAR = 0.67 p.u. 
Load A current: il_A = 5.64 Arms = 0.94 p.u. 
Load B RlLl: Sl_B = 1360 W = 0.94 p.u.,  
Pl_B = 960 W = 0.67 p.u., Ql_B = 960 VAR = 0.67 p.u. 
Load B current: il_B = 5.64 Arms = 0.94 p.u. 
d-axis Proportional gain: Kp_id = 0.21 
q-axis Proportional gain: Kp_iq = 1.63 
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4.4 Results and Discussion 
Similarly, the dynamics, steady-state, and transient characteristics of the 
STATCOM system are investigated at different loading conditions using a 
linear single-phase reactive load that changes from resistive load A to 
inductive load B (i.e., from leading to lagging PF) at the time of 1 second.  
The MSHE-PWM waveforms for case II (i.e., N1/N2 = 3/8) and the 
associated spectra are presented in Figure 4-16, where it is clear that all the 
intended low-order non-triplen harmonics are eliminated and the next 
harmonic appears in the spectrum would be the 41st. Furthermore, triplen 
harmonics will be absent between line-to-line voltage. 
41
 
Figure 4-16. Simulation results of Case II (i.e., N1/N2 = 3/8) of single-phase 
(i.e., line-to-neutral) five-level SHE-PWM output voltage waveform and its 
spectrum for load B. 
 
Figure 4-17 presents the dynamic and transient responses of the 
MSHE-PWM based STATCOM system (i.e., for Case I) controlled by the 
proposed control scheme under different loading conditions. Specifically, 
Figure 4-17(a)-Figure 4-17(d) show the AC line-to-neutral voltages and 
currents responses for the changes from capacitive load A to inductive load B 
characteristics. Figure 4-17(e) illustrates the grid voltage swell and sag by 
about 7% from the nominal voltage value when the load is changed from load 
A to load B, respectively, at the time of 1 second. These voltage swell and sag 
are then restored back to a unity by the proposed STATCOM system via 
reactive current compensation. 
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4.4 Results and Discussion 
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Figure 4-17. Case I (i.e., N1/N2 = 3/5): Simulation results of AC single-phase line-to-neutral   Figure 4-18. Case II (i.e., N1/N2 = 3/8): Simulation results of AC single-phase line-to-neutral 
(a) grid voltage vpcc,                 (i) grid voltage vpcc, 
(b) grid current is,                             (j) grid current is, 
(c) STATCOM voltage vc,                           (k) STATCOM voltage vc, 
(d) STATCOM current ic,                           (l) STATCOM current ic, 
and DC quantities of (e) grid voltage magnitude vpcc,                         and DC quantities of (m) grid voltage magnitude vpcc, 
(f) ramp change of measured icq and reactive current references ilq + icq*,           (n) ramp change of measured icq and reactive current references ilq + icq*, 
(g) modulation indexes mi, and                            (o) modulation indexes mi, and 
(h) boost converters output voltages vDC1 and vDC2 at different loading conditions.         (p) boost converters output voltages vDC1 and vDC2 at different loading conditions. 
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4.4 Results and Discussion 
Figure 4-17(f) shows the characteristic of the STATCOM reactive current icq 
which is consistently tracking the ramp-change of the load reactive current ilq. 
Similar observation is also seen from Figure 4-17(h), where the dynamic and 
steady-state characteristics of each DC output voltage (i.e., vDC1 and vDC2) in 
response to the resultant modulation index mi (see Figure 4-17(g)) provided by 
the proposed control scheme is demonstrated. 
The performance of the MSHE-PWM based STATCOM system under 
Case II is also investigated and as expected a better dynamic response is 
observed as shown in Figure 4-17. However, this is at the cost of higher 
switching frequency (i.e., 2.2 kHz compared to 1.6 kHz) which increases the 
switching losses. Nevertheless, this is still comparably less than the typical 
frequency of CB-PWM technique [9], [55], [154], [185]. 
 
4.4.2.2 Experiment Results 
Similarly, the small scale low-voltage laboratory prototype based on 
single-phase five-level CHI based single-phase STATCOM with separated DC 
voltage sources (see Figure 4-19) is again analysed to validate the simulation 
and theoretical findings. The system parameters are tabulated in Table 4-5.  
 
Table 4-5. System Parameters Used in the Experimental Work. 
Single-phase power system parameters: 
Sbase = 90 VA, Vbase = 60 Vrms, Ibase = 1.5 Arms, Zbase = 40 Ω 
Fundamental frequency: f = 50 Hz 
Single phase power rating = 1 p.u. 
Single phase grid voltage: vpcc = 1 p.u. 
Coupling resistor: Rf = 4 Ω = 0.1 p.u. 
Coupling inductor: Lf = 127 mH 
Coupling impedance: Zf = 40 Ω = 1 p.u. 
Load A RlCl: Sl_A = 85 W = 0.94 p.u.,  
Pl_A = 60 W = 0.67 p.u., Ql_A = 60 VAR = 0.67 p.u. 
Load A current: il_A = 1.4 Arms = 0.94 p.u. 
Load B RlLl: Sl_B = 85 W = 0.94 p.u.,  
Pl_B = 60 W = 0.67 p.u., Ql_B = 60 VAR = 0.67 p.u. 
Load B current: il_B = 1.4 Arms = 0.94 p.u. 
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4.4 Results and Discussion 
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Figure 4-19: Circuit diagram of five-level SHE-PWM (i.e., Case II (i.e., N1/N2 = 3/8) H-bridge inverter based single-phase STATCOM with the separated DC voltage sources. 
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4.4 Results and Discussion 
Selected results are chosen to investigate the dynamic, transient, and 
harmonics performances of the proposed MSHE-PWM method. The results 
are discussed in the following subsections. 
The real-time line-to-neutral five-level SHE-PWM output voltage 
waveform (i.e., for Case II) and the associated spectra are shown in Figure 
4-20, which is in a good match with the simulation results presented in Figure 
4-16. Once again, it is confirmed that the proposed MSHE-PWM method 
offers a tight control of the low-order non-triplen harmonics for the full range 
of the inverter operation. 
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Figure 4-20. Experimental implementation of line-to-neutral five-level SHE-
PWM (i.e., N1/N2 = 3/8) output voltage waveform and the associated 
spectrum. 
 
Figure 4-21 illustrates the dynamic difference between both cases of 
the MSHE-PWM based STATCOM system at different loading conditions. 
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4.4 Results and Discussion 
3.04 3.02
 
(a)     (b) 
Figure 4-21. Experimental results of modulation indexes mi in p.u. value (a) 
Case I (i.e., N1/N2 = 3/5) and (b) Case II (i.e., N1/N2 = 3/8) at different loading 
conditions. 
 
As expected, more switching instants exhibit a better dynamic response (i.e., 
for Case II as shown in Figure 4-21(b)) due to higher switching frequency and 
better inverter bandwidth; however, causing more switching losses when 
compared with Case I (see Figure 4-21(a)). 
 
4.5 Summary 
A novel transformer-less STATCOM controller based on a new 
version of MSHE-PWM control technique implementable with the CHI 
topology was investigated and proposed in this chapter. The proposed 
formulation of the MSHE-PWM method provides an output with a wider 
range of mi by making the DC voltage-levels variant without affecting the 
number of harmonics being eliminated. It further provides constant switching 
angles and linear pattern of DC voltage-levels over the full range of the mi 
which in turns eliminates the tedious steps of the off-line calculations of 
switching angles and eases the implementation of the MSHE-PWM for 
dynamic systems such as STATCOM. The effectiveness of the MSHE-PWM 
technique was first demonstrated by comparing it to the conventional IPD CB-
PWM technique operated with the same switching frequency (i.e., 1.6 kHz) 
and applied to the same single-phase STATCOM system. Then, the 
performance of the proposed control scheme was investigated with different 
effective switching frequencies of the inverter (i.e., 1.6 kHz and 2.2 kHz) 
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4.5 Summary 
achieved by different MSHE-PWM distribution ratios. Different loading 
conditions were considered in both simulation and experimental studies and it 
was found that the proposed MSHE-PWM technique outperforms the latter in 
many aspects such as output voltage harmonic profile (THD), response time, 
and steady-state performances. Furthermore, good responses were achieved by 
the proposed control scheme in both cases, where a high effective switching 
frequency reflects to better dynamic and transient responses but at the cost of 
increases the switching losses. Variable DC voltage-levels were obtained 
through a simple DC-DC converter, where the advancement and the rapid 
development in power semiconductors devices and advanced materials 
promised high efficiency DC-DC conversion systems.  
 The next chapter introduces the proposed three-phase STATCOM 
controller based on the new version of MSHE-PWM control technique to an 
unbalanced power system. 
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 Chapter 5 New Current Control Algorithm Incorporating 
Multilevel SHE-PWM Approach for STATCOM 
Operation under Unbalanced Condition 
5.1 Introduction 
This chapter extends the benefits of the new decoupling feed-forward 
current vector controllers (i.e., as proposed in Chapter 3) to three-phase 
STATCOM system that operates under unbalanced condition. The STATCOM 
is constructed using MCHI with separated DC-DC buck converters employing 
new MSHE-PWM technique (i.e., as reviewed in Chapter 4). Current vector 
controllers based on SRF are used to separately regulate the required positive- 
and negative-sequence variables to correct the PF and balance the three-phase 
grid currents at the PCC, respectively. The dynamic and the transient 
performances of the proposed approach are verified through various 
simulation studies. 
The rest of this chapter is organized as follows: Section 5.2 presents 
the analysis and the formulation of the proposed STATCOM system along 
with its control. Simulation validated results are reported in Section 5.3. 
Finally, conclusions are summarized in Section 5.4. 
 
5.2 The Proposed Three-Phase STATCOM: Key Operation 
The circuit structure of three-phase five-level CHI is shown in Figure 
5-1, while the typical quarter-cycle MSHE-PWM equations with a distribution 
ratio of N1/N2 = 3/5 have been presented in Chapter 4 under Section 4.2. 
Figure 5-2 shows the single-line block diagram of the three-phase STATCOM 
system based on the proposed five-level SHE-PWM inverter along with the 
associated proposed control scheme. The state-space averaging model of the 
DC-DC buck converter proposed in Chapter 4 under Section 4.3.1 is employed 
in this work to control the DC-link voltage-levels based on the corresponding 
mi. 
From Figure 5-2, the STATCOM main system incorporated with the 
new decoupling feed-forward current control algorithm (i.e., as proposed in 
Chapter 3) is employed to correct the low grid PF and compensate the 
unbalanced conditions at the grid side. Specifically, the decoupling feed-
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5.2 The Proposed Three-Phase STATCOM: Key Operation 
forward current vector controller based positive SRF rotating at synchronous 
speed (i.e., +ω = 2πf) are developed to control the positive-sequence 
components for providing PF correction at the PCC, whereas another 
decoupling feed-forward current vector controller based negative SRF (i.e., -ω) 
is established to attain balanced grid currents is, hence balanced grid voltages 
vpcc. 
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Figure 5-1. Three-phase five-level inverter with the associated DC-DC buck 
converters. 
 
In general, three-phase voltages and currents at balanced condition can 
be represented as in (5-1) below: 
( )
2
 cos
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 cos
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Figure 5-2. Block diagram of the three-phase STATCOM system with the 
associated proposed control scheme. 
 
The positive- and negative-sequence components of (5-1) can be obtained by 
decomposing it via the Park’s Transformation (see abc-to-dq transformation 
shown in Appendix B) with positive- (i.e., +ω) and negative- (i.e., -ω) SRF, 
respectively, as defined in (5-2) and (5-3) below. 
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where α j
°= ∠ = − +
1 31 120
2 2  and 
α j°= ∠− = − −2
1 31 120
2 2 . 
 
The STATCOM system’s transfer function in dq-coordinates is defined as 
follows:  
_ / _ / _ / _ / _ /
_ / _ / _ / _ / _ /
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 (5-4) 
By integrating (5-4) between the current sample (k) and (k+1) and then 
dividing it by the operating rates (i.e., Tid and Tiq for d- and q-axis current 
vector controller, respectively), the average magnitude of dq-voltage vectors 
from the sample period (k) to (k+1) are then derived as follows: 
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 (5-6) 
Since fast and optimal current controller response is always of prime 
importance in STATCOM applications, therefore the STATCOM output 
currents at the next sample (i.e., icd(k+1) and icq(k+1)) are set to track the 
current references at the current sample (i.e., icd*(k) and ilq(k)) as follows: 
( ) ( )_ / *_ / 1 0P N P Ncd cdk ii k+ = =  (5-7) 
 
( ) ( )_ / _ / *1cq lP N P Nq cqk i ki i+ = +  (5-8) 
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From (5-7), the active current reference icd_P/N*(k) values for both the positive- 
and negative- sequence controllers are neglected because the DC-link voltage 
of each H-bridge inverter is provided by the DC/DC buck converter. In order 
to make the variation of (5-7) and (5-8) occur linearly between the two 
samples (k) and (k+1) during one sampling period (i.e. k to k+1), 
( ) ( ) ( ) ( )_ / _ / _ _ /*/
1 1 1, 1
2 2 2cd cd cdP N P N P N Pcd N
i k k i k i k i k+ = + =  (5-9) 
 
( ) ( ) ( )( )*_ / _ / _ /1 1, 1 2 2cq P N cq P N lq P N cqi k k i k i k i+ = + +  (5-10) 
The grid voltage vpcc and the STATCOM output voltage vc are assumed to be 
constant and equal to its voltage reference within one sampling period (i.e., k 
to k+1) as follows: 
( ) ( )_ / _ /, 1pccd P N pccd P Nv k k v k+ =  (5-11) 
 
( ) ( )_ / _ /, 1pccq P N pccq P Nv k k v k+ =  (5-12) 
 
*
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*
_ / _ /( , 1) ( )cq P N cq P Nv k k v k+ =  (5-14) 
By substituting (5-7)-(5-14) into (5-5) and (5-6), the resultant dq positive- and 
negative-sequence voltage reference values are obtained as follows: 
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where the proportional gain Kp_i(d,q) of the P-controller is given by: 
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_ ( , )
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Hence, the desired STATCOM output voltage magnitude vc* and its phase 
angle δ with respect to vpcc is given as follows: 
* * 2 * * 2 * 2 * 2
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5.3 Results and Discussion 
The proposed three-phase STATCOM system (see model in Appendix 
M) under unbalanced condition is investigated using Matlab/Simulink 
software package for the system parameters tabulated in Table 5-1. The 
unbalanced condition is created by three unevenly distributed single-phase RlLl 
loads over the phases. The real-time implementation of the buck converter and 
its associated voltage loop feedback control are shown in Appendix F and 
Appendix G, respectively. 
 Figure 5-3 presents the dynamic and transient responses of the three-
phase STATCOM system in response to the unbalanced load condition. From 
Figure 5-3, between 0.3 to 0.5 seconds, only the decoupling feed-forward 
current vector controller based positive SRF is applied to control the positive-
sequence variables in order to correct the grid PF. From 0.51 onwards, the 
compensation of negative-sequence variables is then added with the former 
controller to balance the three-phase grid currents as shown in Figure 5-3(a). 
Figure 5-3(d) and Figure 5-3(e) illustrate that both the positive- and negative-
sequence components of the STATCOM reactive current icq are consistently 
tracking the load reactive current ilq reference value. Figure 5-3(f) and Figure 
5-3(g) demonstrate the dynamic performance of the proposed MSHE-PWM 
based STATCOM system, which took approximately 4 cycles to rebalance the 
grid currents and reaching steady-state (i.e., similar performance as shown in 
Figure 4-13(a)). 
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5.3 Results and Discussion 
Table 5-1. System Parameters Used in the Simulation Study. 
Buck converter steady-state parameters: 
DC voltage source: Vso = 240 V 
Switching frequency: fsw_buck = 2 kHz 
Filter inductor: Lbuck = 500 µH 
Filter capacitor: Cbuck = 250 μF 
Filter resistor: Rbuck = 1 Ω 
Crossover frequency: 𝜔𝜔cross_buck = 5657 rad/s 
Gain of error amplifier A = 36.66 
Zero-frequency: ωz_buck = 752.24 rad/s 
Pole-frequency: ωp_buck = 742539.51 rad/s 
Single-phase power system parameters: 
Sbase = 1.44 kVA, Vbase  = 240 Vrms, Ibase = 6 Arms, Zbase= 40 Ω 
Fundamental frequency: f = 50 Hz 
Single phase power rating = 1 p.u. 
Single phase grid voltage: vpcc = 1 p.u. 
Grid resistor: Rs = 0.4 Ω = 0.01 p.u. 
Grid inductor: Ls = 12.7 mH 
Grid impedance: Zs = 4 Ω = 0.1 p.u. 
Coupling resistor: Rf = 4 Ω = 0.1 p.u. 
Coupling inductor: Lf = 127 mH 
Coupling impedance: Zf = 40 Ω = 1 p.u. 
Phase A RlLl load: Rl_a = 60 Ω = 1.5 p.u. 
                              Ll_a = 0.1 H = 0.0025 p.u. 
Phase A load current: il_a = 3.6 Arms = 0.6 p.u. 
Phase B RlLl load: Rl_b = 60 Ω = 1.5 p.u.  
                              Ll_b = 0.2 H = 0.005 p.u. 
Phase B load current: il_b = 2.8 Arms = 0.46 p.u. 
Phase C RlLl load: Rl_c = 60 Ω = 1.5 p.u. 
                              Ll_c = 0.3 H = 0.0075 p.u. 
Phase C load current: il_c = 2.2 Arms = 0.36 p.u. 
d-axis Proportional gain: Kp_id = 0.21 
q-axis Proportional gain: Kp_iq = 1.63 
d-axis operating rate: Tid = 0.02 
q-axis operating rate: Tiq = 0.002 
d-axis operating rate: Tvd = 0.02 
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5.3 Results and Discussion 
 
(a) 
 
(b) 
 
(c) 
 
(d) 
ilq_N icq_N
 
(e) 
 
(f) 
 
 (g)
Figure 5-3. Simulation results of STATCOM operating under unbalanced load condition (a) grid current is, (b) STATCOM output current ic, (c) load current il, (d) positive-sequence components of 
STATCOM output reactive current icq_P and load reactive current ilq_P, (e) negative-sequence components of STATCOM output reactive current icq_N and load reactive current ilq_N, (f) resultant 
modulation indexes mi, and (g) resultant phase angle δ. 
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5.3 Results and Discussion 
The implementation of the line-to-line STATCOM output voltage vc 
and grid current is waveforms are illustrated in Figure 5-4(a) and Figure 5-4(b), 
respectively, along with its associated spectra. 
31
 
(a) 
 
(b) 
Figure 5-4. Simulation results of line-to-line (i.e., Phase A to Phase B) (a) 
MSHE-PWM output voltage vc waveform and its spectrum and (b) grid 
current is waveform and its spectrum. 
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5.3 Results and Discussion 
Recalling from Figure 4-7 that the proposed line-to-neutral five-level SHE-
PWM voltage waveform eliminates nine low-order non-triplen harmonics and 
the next harmonic appears in the spectrum is the 31st. This is reflected on the 
line-to-line STATCOM output voltage vc and grid current is as shown in 
Figure 5-4(a) and Figure 5-4(b), respectively. Furthermore, triplen harmonics 
(i.e. 3rd, 9th, 15th, 21st, 27th, 33rd and etc.) are absent in three-phase system as 
shown in Figure 5-4(a) when compared it with Figure 4-7. 
 
5.4 Summary 
This chapter has investigated the performance of the proposed 
STATCOM system under three-phase unbalanced load. The use of DC-DC 
buck converters as voltage source for the five-level CHI increases the 
compensation degree of the unbalance due to the capability to supply active 
current to the PCC. To enable a simpler control design, both the positive- and 
negative-sequence components of these variables (i.e., grid voltage vpcc, load 
current il, and STATCOM output current ic) were extracted and then 
separately regulated by the proposed decoupling feed-forward current vector 
controllers to achieve fast and stable operating performance. Besides that, the 
proposed formulation of the MSHE-PWM method provides an improved 
output voltage quality with a wider range of mi by making the DC voltage-
levels variant without affecting the number of harmonics being eliminated. 
Selected simulation results were presented to demonstrate the effectiveness of 
the proposed approaches.  
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 Chapter 6 Conclusions and Recommendations for Future 
Works 
6.1 Conclusions 
Voltage Source Inverters (VSIs) are the key technology behind 
advanced power electronics applications associated with modern power 
systems devices such as STATCOM and other FACTS controller. Various 
VSI topologies are presented in this dissertation and the multilevel inverters 
have gained wide interest and attention in recent years in high-voltage high-
power applications due to their inherent advantages [25]-[28]. The dissertation 
investigated different multilevel circuit topologies, documenting their features, 
advantages, and disadvantages. MCHI was found an attractive topology for 
high-voltage high-power applications including STATCOM system due to 
their modularization, extensibility, and control simplicity. Nevertheless, there 
have been many challenges associated with MCHI aiming to achieve a high 
bandwidth current control with a low switching frequency and minimum 
output harmonics being able to effectively track the demand signal. 
This dissertation also presented the most commonly applied 
modulation techniques and control schemes to MCHI based STATCOM 
application. The advantages and disadvantages of these methods were also 
discussed and their implementation was briefly reviewed. Particularly, the 
feed-forward/feedback control scheme based on dq-method (i.e., as reviewed 
in under Section 2.2.2.4) offers adequate dynamic and tolerable transient 
characteristic in response to a step change of the loading conditions. However, 
the controller’s gain parameters were not specifically defined [31]-[33] and 
moreover, details on the modulation technique as well as the employment of 
both the sampling and switching frequencies are not thoroughly discussed 
[42], [45], [46]. On the other hand, the PI-controllers have been considered as 
the simplest way to perform control actions in the feedback loops. However, 
several works have revealed that the PI-controllers could not provide precise 
tracking of the command values [9] due to the variations of parameters and 
operating points [40], [45] that leads to poor transient response and instability 
of the STATCOM system [48]. Moreover, methods to remedy the issues 
involve high-switching frequency (i.e., 5 kHz [154], 10 kHz [9] and [185]) to 
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attain the desired current loop bandwidth as well as complicated rules and 
factors to relate the input variables to the output model properties [45]-[46]. 
The MSHE-PWM technique (i.e., as presented in Chapter 2 under 
Section 2.2.2.3) offers significant advantages compared with the conventional 
CB-PWM technique. These include acceptable performance with low-
switching frequency ratio to fundamental frequency ratio, tight control over 
output waveform harmonics, and the ability to leave triplen harmonics 
uncontrolled to take advantage of circuit topology in three-phase system. For 
these reasons, MSHE-PWM technique remains the hot topic for high-voltage 
high-power VSIs, where the constant switching transitions/angles being able 
to increase the inverter bandwidth and reduce or eliminate maximum number 
of harmonics with relatively low switching frequency. This dissertation 
extended the features and benefits of the new MSHE-PWM technique 
proposed by Dahidah et al. [98] to the STATCOM system controlled by the 
proposed control scheme. It is worth noting that the new MSHE-PWM 
technique considers variable DC voltage-levels enabling more harmonics to be 
eliminated (i.e., (N+M)-1) compared to N-1) for the conventional MSHE-
PWM technique with constant DC voltage-levels, where N is the total 
switching angles per quarter cycle and M is the total number of H-bridge 
inverters per phase-leg. 
This dissertation proposed a decoupling feed-forward current vector 
controller based on the dq-method to provide VAR compensation and PF 
correction under different loading conditions. To exhibit a rapid correction 
response, P-controllers were employed to achieve both fast and robust control 
of the reactive current. On the other hand, a new reactive current reference icq* 
algorithm given by (3-34) was also proposed to provide an opposite signal to 
the decoupling feed-forward current controller in response to the variation of 
the STACOM reactive current icq during the steady-state condition. This in 
turns improves steady-state performance of the STATCOM system without 
using any integral functions or filters in the feedback control loop. 
 The proposed control scheme (i.e., decoupling feed-forward current 
vector controller incorporating a new reactive current reference icq* algorithm) 
is applied to both the CB-PWM (see Chapter 3) and MSHE-PWM (see 
Chapter 4) techniques to control the MCHI based STATCOM with equal and 
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variant DC voltage-levels, respectively. Specifically, Chapter 3 demonstrated 
the capability of the proposed control scheme that enhanced the transient 
response and the steady-state error of the STATCOM reactive current icq for 
the given reactive loading conditions (see Figure 3-7 and Figure 3-13) while 
retaining good dynamic performance with low-switching frequency (i.e., 1.6 
kHz).  
Chapter 4 illustrated the effectiveness the new MSHE-PWM technique 
against the conventional IPD CB-PWM technique (i.e., employed in Chapter 3) 
operated with the same switching frequency (i.e., 1.6 kHz) and applied to the 
same STATCOM system. The new MSHE-PWM method provides constant 
switching angles and linear pattern of DC voltage-levels over the mi range, 
easing the implementation of the MSHE-PWM for dynamic systems. 
Furthermore, it was also found that the proposed MSHE-PWM technique 
outperforms the CB-PWM in many aspects such as tight control of low-order 
harmonics (see Figure 4-7, Figure 4-9, and  Figure 4-14) as well as better 
dynamic and steady-state response time (i.e., 50% improvement) as shown in 
Figure 4-10 and Figure 4-13. Chapter 4 has further investigated the 
performance of MSHE-PWM based STATCOM system with different 
effective switching frequencies of the inverter (i.e., Case I: 1.6 kHz and Case 
II: 2.2 kHz). It was found that a high effective switching frequency offers to 
better dynamic and transient responses (i.e., 5 cycles improvement as shown in 
Figure 4-17 and Figure 4-17) but at the cost of increasing switching losses. 
Nevertheless, when compared to the CB-PWM based STATCOM with a 
typical switching frequency ranges between 5 kHz [154] and 10 kHz [185], 
the proposed MSHE-PWM method offers less losses and less cooling and low 
power dissipation requirement, which could considerably reduce the volume 
and weight of the overall system and hence, increase its reliability and 
performance. 
The effectiveness of both the proposed control scheme and the MSHE-
PWM technique was verified again in Chapter 5 under three-phase unbalanced 
condition. The unbalanced condition was created by three unevenly distributed 
single-phase RlLl loads over the phases. The decoupling feed-forward current 
vector controllers based SRF (i.e., +ω and -ω) were employed to separately 
regulate the required positive- and negative-sequence variables for correcting 
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the grid PF (see Figure 5-3(d)) and balancing the three-phase grid currents (see 
Figure 5-3(a)) at the PCC, respectively. Recalling that a DC-DC converter is 
used to feed the variable DC voltage-levels for each H-bridge cell according to 
the mi, hence no DC voltage loop feedback control is required to regulate the 
DC-link voltages. The dynamic performance of the proposed control scheme 
was illustrated in Figure 5-3(f) and Figure 5-3(g), where it took approximately 
4 cycles to rebalance the grid currents and reach steady-state (i.e., similar 
performance as shown in Figure 4-13(b)). Nevertheless, it is worth noting that 
the proposed control scheme with DC voltage loop feedback offers almost 
instantaneous dynamic response as shown in Figure 3-7 and Figure 3-13 in 
Chapter 3. 
These simulation studies is carried out using Matlab/Simulink 2009b 
software package and the results were experimentally validated and verified 
using a single-phase laboratory prototype (i.e., rated at around 1.44 kW) 
controlled by dSPACE DS1104 processor board (see Chapter 3 under Section 
3.4.2). Loading condition was altered using a switchable RLC load bank 
connected at the PCC. A good match between experimental and simulation 
results were achieved. 
 
6.2 Suggestions for Future Works 
This work aimed to proposed an effective control solution which can 
improve the existing ones (i.e., [9], [31]-[59]); thus, the experimental work 
was conducted using the existing single-phase five-level CHI rig and the 
processor board only. As a result, only the line-to-neutral waveforms (i.e., 
one-leg of the three-phase) were shown. However, implementing a three-phase 
power rig is recommended in future work for balanced, unbalanced, and fault 
conditions. 
This dissertation has also reported that the MSHE-PWM technique 
could eliminate more number of harmonics if the DC voltage-levels are made 
variable. However, setting up variable voltage converters is out of the scope of 
this dissertation. Nevertheless, efforts have been made to design the voltage 
closed loop controllers of both the DC-DC buck- and boost-type converter, 
which employed in conjunction with MCHI topology for providing reactive 
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current compensation. Future work can be carried out to implement DC-DC 
converters or alike in practical by taking into system efficiency, characteristic 
performance, and size of passive components into consideration. 
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 Appendix A Examples of STATCOM installations 
worldwide 
Year Location Country Ratings (MVAR) Remarks 
1987 Ichikawa Works Japan ±5 GTO 
1988 Yokohama Japan ±5 GTO 
1990 
Kochi Japan +0.4 IGBT 
Ohmiya Japan +0.75 IGBT 
Shinnannyou 
Works Japan ±20 GTO 
1991 
Inumaya Japan ±80 48-pulse VSI 
Okayana 
Works Japan ±49.5 GTO 
Tokyo Works Japan ±15 GTO 
1992 Shin Shinano Japan ±50 GTO, 2-level VSI Teine Japan ±20 GTO 
1993 Mitomi Japan +0.5 IGBT Shintakatsuka Japan ±48 GTO 
1994 
Mukoyama 
Works Japan ±22 GTO 
Shibukawa 
Works Japan ±16.5 GTO 
1995 
Chita Works Japan ±27 GTO 
Kinuura 
Works Japan ±18 GTO 
Sullivan 
Substation USA ±100 
GTO,  48-pulse VSI, 
[13], [14] 
1996 Karisaka Japan +1.5 IGBT Tobishima Japan +0.32 IGBT 
1997 
Rejsby Hede Denmark +16 IGBT, 12-pulse inverter 
Seguin, 
Texas Plant USA ±80 GTO, 48-pulse inverter 
Inez Station, 
Kentucky USA ±160 
GTO, 48-pulse inverter, 
[15], [16] 
Ube Japan ±18 GTO 
Uddeholm 
Tooling Sweden +44 VSI 
1998 
Hachinohe Japan ±18 GTO 
Misato Japan ±1.6 IGBT 
Oyama Japan ±18 GTO 
Oyama Japan ±27 GTO 
Paul Sweet 
Substation USA +60/-20 GTO, 24-pulse inverter 
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1999 
Central and 
South West 
Corp 
USA ±72 Three-level VSI 
1999 Henan China +20 GTO, 24-pulse inverter, [17] 
2000 
Seattle Iron 
& Metals 
Corp. 
USA ±2 IGBT, [13] 
Outokumpu Finland +164 VSI 
Saiko Lake Japan ±1 IGBT 
2001 
East Claydon United Kingdom +225 
GTO, 
[21] 
Kishiwada Japan ±21 IEGT 
Mutu Japan +5/-3 IGBT 
Pohang Korea +30/-10 IEGT 
Société 
Nationale des 
Chemins de 
fer Français 
France ±16 VSI 
VELCO 
Essex USA +133/-41 GCT, [19] 
2002 
Esashi Japan ±0.5 IGBT 
Ichikawa Japan ±21 IEGT 
Nagoya Japan ±1.5 IGBT 
Shimokita Japan +11/-6 IGBT 
Shunan Japan ±21 IEGT 
San Diego 
Gas & 
Electric 
USA ±100 GCT, 3-level inverter, [22] 
2003 
Fujinomiya Japan ±1 IGBT 
Kihoku Japan +2/-1 IGBT 
Northeast 
Utilities Hartford ±150 - 
Numazu 
Substation Japan +60 IGBT, [23] 
2004 
Austin 
Energy USA +110/-80 IGBT, 3-level VSI 
Odabizawa Japan 7/-1 IGBT 
2005 Gerdau USA +64 VSI Voest Alpine China +164 VSI 
2006 Kalgoorie Australia +4 - 
2007 
Siam Yamato 
Steel Thailand +120 VSI 
Société 
Nationale des France ±15 VSI 
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Chemins de 
fer Français 
2008 Asia Special Steel Japan +90/-10 VSI 
2009 
Danieli Kuwait +164 VSI 
Danieli 
United 
Arab 
Emirates 
+164 GTO, VSI 
Transelec Chile +140/-65 VSI 
2010 Concast Saudi Arabia +175 VSI 
2011 
Abul Khair 
Group Bangladesh +110 VSI 
ArcelorMittal Germany +48/-32 VSI 
Guangdong 
Dongguan China ±640 - 
2012 
Danieli Far 
East Co. Ltd Vietnam +144 VSI 
Evraz Canada +80 VSI 
MGI Steel 
Factory Iraq +164 VSI 
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 Appendix B  Park’s Transformation Derivation 
Park’s transform is a space vector transformation of time-domain 
signals (i.e., from a stationary abc-coordinate system to a rotating dq-
coordinate system) which has been employed to simplify the analysis of three-
phase system. First, the derivation begins by representing the target AC 
quantities (i.e., grid voltage vpcc) in abc-coordinates with a voltage vector vpcc 
that rotates around the stationary αβ-frame with the angular velocity of ω (i.e., 
2πf at the grid frequency): 
0 2 /3 4 /3
_ _ _ _ _
j j j
pcc pcc a pcc b pcc c pcc pccv v e v e v e v jv
°∠ = + + = +π π α βθ  (B1) 
where vpcc_a, vpcc_b, and vpcc_c defines the phase vectors for each phase, vpcc_α 
and vpcc_β defines the projection value of the vpcc onto the stationary αβ 
reference frame, and θ is the phase angle of vpcc,. 
 
Since ( ) ( )cos sinje jσ σ σ+= , (B1) is represented as follows: 
( ) ( ) ( )_ _ _ _
_ _ _
cos
0.5 0.
cos 0  cos 120 40
5
 2pcc pcc a pcc b pcc c
pcc a pcc b pcc c
v v v v
v v v
° ° °= + +
−= −
α
 (B2) 
 
( ) ( ) ( )_ _ _ _
_ _
sin 0  sin 120  240
0.866 0
sin
.866
pcc pcc a pcc b pcc c
pcc b pcc c
v v v v
j v j v
β
° ° °= + +
= + −
 (B3) 
And can be represented in matrix format as given by: 
( )
( )
_
_
_
_
_
cos1 0.5 0.5
0 0.866 0.866 sin
pcc a
pcc
pcc b pcc
pcc
pcc c
v
v
v v
v
v
°
°
   − −       = =     −         
α
β
θ
θ
 (B4) 
The next- and final-step of Park’s transformation is to rotate the stationary αβ-
coordinates in synchronous with the voltage vector vpcc; thus, making the vpcc_α 
and vpcc_β to become constant. This transformation matrix is given as follows: 
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( ) ( )
( ) ( )
( )
( )
( ) ( )
( ) ( )
( ) ( )
( ) ( ) ( ) ( )
_ _
_ _
2 2
cos sin
sin cos
cos cos sin
sin sin cos
cos sin
sin cos sin cos
1
0
pcc d pcc
pcc q pcc
pcc
pcc
pcc
v v
v v
v
v
v
    
=      −     
   
=    −   
 +
 − +
=

 
=  
 
α
β
θ θ
θ θ
θ θ θ
θ θ θ
θ θ
θ θ θ θ
 
(B5) 
where vpcc_d and vpcc_q defines the projection of the vpcc onto the rotating dq 
reference frame. 
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 Appendix C Proposed Control Scheme 
 
Figure C-1. Model of the proposed control scheme (i.e., blocks in blue) with decoupling current capability and external reactive current reference “icq* algorithm. 
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 Appendix D In-Phase Disposition Carrier-Based Pulse 
Width Modulation 
The model of a single-phase five-level CHI with separated DC voltage 
sources driven by IPD CB-PWM technique is illustrated in Figure D-1. From 
Figure D-1(a), the “vc” scope block displays the five-level output voltage 
waveform for mi = 1 with constant DC voltage-levels as shown in Figure D-
1(b)). Figure D-2(a) presents the model of “CB-PWM” block (i.e., red blocks 
shown in Figure D-1(a)) that generates the dead-band time and switching 
pattern swapping scheme towards the resultant multipulse trains. 
From Figure D-2(a), each “NOT” gate inverts the designated pulse 
train before feeding it to the specify lower switching device, whereas each 
“Discrete Edge Detector” block sets a 10 μs turn-on delay for each pulse train 
to eliminate shoot-through failures. The switching pattern swapping scheme is 
structured by a collection of blocks (i.e., red blocks shown in Figure D-2(a)) to 
rotate multipulse trains in a certain sequence over each H-bridge inverter 
every two cycle (see Figure 2-6). For instance, the “Zero Crossing” block is 
employed to give a pulse (i.e., trigger event) towards the “Counter” block 
whenever the resultant sinusoidal STATCOM voltage vc* crosses zero (i.e., x-
axis line), while each “Switch” block passes through either one of the two 
designated pulse trains towards a specify switching gate according to the 
counter value. A full-cycle of resultant multipulse trains captured by the 
“Switching angles” scope block is illustrated in Figure D-2(b). 
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Appendix D In-Phase Disposition Carrier-Based Pulse Width Modulation 
   
(a)            (b) 
Figure D-1. (a) Model of a single-phase five-level CHI with IPD CB-PWM generator block (i.e., blocks in red) and (b) simulation result of five-level voltage waveform generated using IPD CB-PWM 
technique (i.e., displayed by “vc” scope). 
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Appendix D In-Phase Disposition Carrier-Based Pulse Width Modulation 
   
(a)            (b) 
Figure D-2. (a) Model of the “CB-PWM” block (i.e., red blocks shown in Figure D-1(a)) with switching pattern swapping scheme and (b) simulation result of multipulse trains generated using IPD CB-
PWM technique (i.e., displayed by “Switching angles” scope). 
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 Appendix E  Five-Level CHI based STATCOM with Separated DC Capacitors, The Associated Proposed Control Scheme, and IPD CB-PWM Technique 
 
Figure E-1. Model of five-level CHI based single-phase STATCOM with separated DC capacitors and the associated proposed control scheme. 
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 Appendix F Buck converter 
The steady-state operating parameters of the buck converter are given by: 
_
240V, 60V
0.25, 2kHz, 1 ,
240 0.25
60A
SOSO DC O
O sw buck buck DC
V V D V
D f R I
= = == ×
= = = Ω =  
(F-1) 
The size of the inductor Lbuck and capacitor Cbuck are defined in (F-2) and (F-
3), respectively as follows: 
3
_ _
60 0.25 0.5 10 H
2000 60 0.25
O DC O
buck
sw buck L sw buck
C
D O
D
C
V D V DL x
f I f I D
−×= = = =
∆ × ×
 (F-2) 
 
_ 3
1 1 1 1 60 0.25
2 2 2 2 2 2000 2 0.25 10 F60 0.25 60
240
DC O
sw buck
buck
DC
I D
f
C x
V
−
×× × × ×
×= = =
×∆ ×
 (F-3) 
The cut-off frequency fc_buck of the buck converter represented in both units of 
Hertz (i.e., Hz) and radians per second (i.e., rad/s) are obtained as follows: 
_ 3 3
1 1 450.16Hz
2 2 0.5 10 0.25 10
c buck
buck buck
f
L C x x− −
=
×
= =
π π
 (F-4) 
 
_
1 rad2828.43
sc buck buck buckL C
ω ==  (F-5) 
The desired closed loop crossover frequency fcross_buck, which determines the 
bandwidth of the buck converter, is chosen to be two times higher than the 
cut-off frequency as given by: 
_ _2 900.32Hzcross buck c buckf f ==  (F-6) 
 
_ _
rad2 5656.85
scross buck cross buck
fω π= =  (F-7) 
Based on the defined buck converter’s transfer function Gconv(s) (see (4-20)), 
the frequency response of the buck converter at crossover frequency is given 
as follows: 
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_cross bucks jω=  (F-8) 
 
( ) ( )( )
( )
( ) ( ) ( )
_
_
_
2 _
_
2 3 3 3
1
240      
5656.85 0.5 10 0.25 10 5656.85 0.5 10 1
240 240
3 11.31 11.70 104.8
        20.5
5
cross buck
conv cross buck
cross buck
cross buck buck
cross
DC
SO
buck buck buck
buck
v j
G j
j
d j
V
j L
j L C
R
x x j x
ω
ω
ω
ω
ω
− − −
°
=
=
×
+ +
− +
=
− × × + × +
= = =
∠
_ _phase
104.851
mconv cona vgG G
°
°
∠−
= ∠
 
(F-9) 
In [187], the Phase Margin (PM) of 60̊ (see (F-10)) is suggested to achieve a 
good compromise between fast transient response and stability (i.e., less PM = 
less damping) of the closed loop response. 
_180 0P 6M conv phaseG
° °= + =  (F-10) 
Besides that, the amount Phase Boost (PB) required from the zero-pole pair in 
the error amplifier (see (4-21)) is given by: 
( )
_PB PM 180 90
60 180 104.85 90 74.85
conv phaseG
° °
° ° ° ° °
= − − +
= − − − + =
 (F-11) 
Equation (F-12) relates the K factor to the amount of PB required from the 
error amplifier to achieve the desired PM. 
PB 74.85=tan +45 tan +45 7
2 2
.52K
°
° °   = =  
   
 (F-12) 
By substituting (F-12) into (4-21), the zero- ωz_buck and pole-frequency ωp_buck 
are obtained as follows: 
_
_
5656 752.24.85 rad
s7.52
cross buck
bucz k K
ω
ω
= = =  (F-13) 
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_ _
rad5656.8 7.52 4255 39
s
.51p buck cross buck Kωω × ×= = =  (F-14) 
Finally, (F-7), (F-13), and (F-14) are added into (4-21) to obtain the desired 
gain A of the error amplifier as follows: 
( )
( )
( )
2
_2
_ 2
_
_2
22
22
3
1
1
1
5656.85 1 0.13
7.59                      1.33 10
5656
7.52
.85 1.01
cross buck
z
v cross buck
cross buck
cross buck
p
j
AG j
j j
A
A A x −
 
  +     =
   +      
 + − =
 + − 
 = = ×  
ω
ω
ω
ω ω
ω
 
(F-15) 
 
( ) ( )
( ) ( )
_ _
3
1
20.51 1.33 10 1
conv cross buck v cross buckG j G j
A x
ω ω
−
=
× × =
 (F-16) 
 
3
1 36.66
20.51 1.33 10
A
x −
= =
×
 (F-17) 
The transfer function of the error amplifier Gv(s) (see (4-21)) is defined as: 
( ) _
_
3
6
1 136.66 
1 1
36.66 1 1.33
752.24
42539.5
10
1 23.51 10
1
z buck
v
p buck
s s
AG s s ss s
x s
s x s
ω
ω
−
−
   + +    = =     + +    
 +
=  + 
 
(F-18) 
Figure F-1 illustrates the model of the voltage mode closed loop 
controller of DC-DC buck converter which is represented by (F-18). The 
dynamic and transient responses of the buck converter voltage tracking 
characteristics in response to the step changes of reference output voltage (i.e., 
50 V, 100 V, and 150 V) is presented in Figure F-2. 
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Figure F-1. Model of DC-DC buck converter with the associated voltage mode 
closed loop controller. 
 
 
Figure F-2. Simulation results of step changes in the reference output voltage 
(i.e., displayed by “VDC” scope). 
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 Appendix G MSHE-PWM N = 3/5 with Variable DC 
Voltage-Levels 
The model of a single-phase five-level CHI with separated DC-DC 
buck converters driven by MSHE-PWM with variable DC voltage-levels 
technique is illustrated in Figure G-2. From Figure G-2(a), the “vc” scope 
block displays the five-level output voltage waveform for mi = 1 with variable 
DC voltage-levels as shown in Figure G-2(b). Figure G-3 presents the model 
of “MSHE-PWM 3/5” block (i.e., red blocks shown in Figure G-2(a)) that 
generates the dead-band time towards the resultant multipulse trains. 
From Figure G-3(a), each “Discrete Edge Detector” block sets a 10 μs 
turn-on delay for each pulse train to eliminate shoot-through failures, whereas 
Figure G-3(b) illustrates a full-cycle of resultant multipulse trains captured by 
the “Switching angles” scope block. 
Figure G-4 shows the implemented model of “MSHE-PWM 3/5 with 
variable DC voltage-levels” block (i.e., red blocks shown in Figure G-3(a)), 
which generates the MSHE-PWM pulse trains according to the switching 
angles that are stored in the “lookup table (2-D)” block. The concept of 
generating the MSHE-PWM pulse train via the XOR gates is illustrated in 
Figure G-1 below: 
ω
α1
α2
2π 
π-α1 
π/2 
α3
XOR
ADD
π-α2 
π-α3 
XOR
XOR
t0.02
0
1
0
1
0
1
0
1
0
1
0
1
 
Figure G-1. Concept of generating MSHE-PWM between zero- and the first-
level.
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Appendix G MSHE-PWM N = 3/5 with Variable DC Voltage-Levels 
   
(a)            (b) 
Figure G-2. (a) Model of a single-phase five-level CHI with MSHE-PWM generator block (i.e., blocks in red) and (b) simulation result of five-level voltage waveform generated using MSHE-PWM 3/5 
with variable DC voltage-levels technique (i.e., displayed by “vc” scope). 
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Appendix G MSHE-PWM N = 3/5 with Variable DC Voltage-Levels 
   
(a)            (b) 
Figure G-3. (a) Model of the “MSHE-PWM 3/5” block (i.e., red blocks shown in Figure G-2(a)) and (b) simulation result of multipulse trains generated using MSHE-PWM with variable DC voltage-
levels technique (i.e., displayed by “Switching angles” scope). 
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Figure G-4. Model of the “MSHE-PWM 3/5 with variable DC voltage-levels” block (i.e., red blocks shown in Figure G-3(a)). 
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 Appendix H Five-Level CHI based STATCOM with Separated DC Voltage Sources, The Associated Proposed Control Scheme, and IPD CB-PWM Technique 
 
Figure H-1. Model of five-level CHI based single-phase STATCOM with separated DC voltage sources and the associated proposed control scheme. 
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 Appendix I Five-Level CHI based STATCOM with The Associated Proposed Control Scheme and MSHE-PWM N = 3/5 with Variable DC Voltage-Levels 
Technique 
 
Figure I-1. Model of five-level CHI based single-phase STATCOM controlled by the associated proposed control scheme and MSHE-PWM 3/5 with variable DC voltage-levels technique. 
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 Appendix J Boost converter 
The steady-state operating parameters of the boost converter are given by: 
_
6060V, V
1 0.4
0.6, 25kHz,
1
10 5A
50
, 1
SO
SO DC
O
O sw boost boost DC
VV V
D
D f R I
= == =
−
= = = Ω =
 (J-1) 
The size of the inductor Lboost and capacitor Cboost are defined in (J-2) and (J-
3), respectively as follows: 
6
_
_
60 0.6 6.4 10 H
25000 015
0.41
.6
SO O SO O
boost
DCsw boost L
sw boost O
O
V D V DL xIf I f D
D
−×= = = =
∆ × ×
−
 
(J-2) 
 
_ 6
1 1 1 1 15
2 2 2(1 2 2 25000 2 0.4 300 10 F15
60 0.4
)
DC
sw boost O
boost
DC
I
f D
C x
V
−
× × × ×− × ×= = =
∆
×
 (J-3) 
The cut-off frequency fc_boost of the boost converter represented in both units of 
Hertz (i.e., Hz) and radians per second (i.e., rad/s) are obtained as follows: 
_ 6 6
1 1 3632.20Hz
2 2 6.4 10 300 10
c boost
boost boost
f
L C x xπ π − −
= =
×
=  (J-4) 
 
_
1 rad22822
sc boost boost boostL C
ω ==  (J-5) 
The desired closed loop crossover frequency fcross_boost, which determines the 
bandwidth of the boost converter, is chosen to be one half of the cut-off 
frequency due to the right-half plane zero (see (4-33)) as given by: 
_
_ 1816.10Hz2
c boost
cross boost
f
f ==  (J-6) 
 
_
_
2 rad11411
2 s
cross boost
cross boost
fπ
ω = =  (J-7) 
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Appendix J Boost converter 
Based on the defined boost converter’s transfer function Gconv(s) (see (4-33)), 
the frequency response of the boost converter at crossover frequency is given 
as follows: 
_cross boosts jω=  (J-8) 
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(J-9) 
In [187], the Phase Margin (PM) of 70̊ (see (J-10)) is suggested to achieve a 
good compromise between fast transient response and stability (i.e., less PM = 
less damping) of the closed loop response. 
_270 0P 7M conv phaseG
° °= + =  (J-10) 
Besides that, the amount PB required from the zero-pole pair in the error 
amplifier (see (4-34)) is given by: 
( )
_PB PM 270 90
70 270 177.95 90 67.95
conv phaseG
° °
° ° ° ° °
= − − +
= − − − + =
 (J-11) 
Equation (J-12) relates the K factor to the amount of PB required from the 
error amplifier to achieve the desired PM. 
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PB 67.95=tan +45 tan +45 5
2 2
.13K
°
° °   = =  
   
 (J-12) 
By substituting (J-12) into (4-34), the zero- ωz_boost and pole-frequency ωp_boost 
are obtained as follows: 
_
_ 2224.375.1
11411 rad
s3
cross boost
boostz K
ω
ω
= = =  (J-13) 
 
_ _
rad5.13
s
11411 58538.43boostp cross boost Kω ω= = =× ×  (J-14) 
Finally, (J-7), (J-13), and (J-14) are added into (4-34) to obtain the desired 
gain A of the error amplifier as follows: 
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The transfer function of the error amplifier Gv(s) (see (4-34)) is defined as: 
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Figure J-1 illustrates the model of the voltage mode closed loop 
controller of DC-DC boost converter which is represented by (J-18).  
 
Figure J-1. Model of DC-DC boost converter with the associated voltage mode 
closed loop controller. 
 
The dynamic and transient responses of the boost converter voltage 
tracking characteristics in response to the step changes of reference output 
voltage (i.e., 50 V, 100 V, and 150 V) is presented in Figure J-2. 
 
Figure J-2. Simulation results of step changes in the reference output voltage 
(i.e., displayed by “VDC” scope).       
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 Appendix K MSHE-PWM N = 3/8 with Variable DC 
Voltage-Levels 
The model of a single-phase five-level CHI with separated DC-DC 
boost converters driven by MSHE-PWM with variable DC voltage-levels 
technique is illustrated in Figure K-1. From Figure K-1(a), the “vc” scope 
block displays the five-level output voltage waveform for mi = 1 with variable 
DC voltage-levels as shown in Figure K-1(b). Figure K-2 presents the model 
of “MSHE-PWM 3/8” block (i.e., red blocks shown in Figure K-1(a)) that 
generates the dead-band time towards the resultant multipulse trains. 
From Figure K-2(a), each “Discrete Edge Detector” block sets a 10 μs 
turn-on delay for each pulse train to eliminate shoot-through failures, whereas 
Figure K-2(b) illustrates a full-cycle of resultant multipulse trains captured by 
the “Switching angles” scope block. 
Figure K-3 shows the implemented model of “MSHE-PWM 3/8 with 
variable DC voltage-levels” block (i.e., red blocks shown in Figure K-2(a)), 
which generates the MSHE-PWM pulse trains according to the switching 
angles that are stored in the “lookup table (2-D)” block. The concept of 
generating the MSHE-PWM pulse train via the XOR gates is illustrated in 
Appendix G (see Figure G-1). 
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Appendix K MSHE-PWM N = 3/8 with Variable DC Voltage-Levels 
   
(a)            (b) 
Figure K-1. (a) Model of a single-phase five-level CHI with MSHE-PWM generator block (i.e., blocks in red) and (b) simulation result of five-level voltage waveform generated using MSHE-PWM 3/8 
with variable DC voltage-levels technique (i.e., displayed by “vc” scope). 
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(a)            (b) 
Figure K-2. (a) Model of the “MSHE-PWM 3/8” block (i.e., red blocks shown in Figure K-1(a)) and (b) simulation result of multipulse trains generated using MSHE-PWM with variable DC voltage-
levels technique (i.e., displayed by “Switching angles” scope). 
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Appendix K MSHE-PWM N = 3/8 with Variable DC Voltage-Levels 
 
Figure K-3. Model of the “MSHE-PWM 3/8 with variable DC voltage-levels” block (i.e., red blocks shown in Figure K-2(a)). 
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 Appendix L Five-Level CHI based STATCOM with The Associated Proposed Control Scheme and MSHE-PWM N = 3/8 with Variable DC Voltage-Levels 
Technique 
 
Figure L-1. Model of five-level CHI based single-phase STATCOM controlled by the associated proposed control scheme and MSHE-PWM 3/8 with variable DC voltage-levels technique. 
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 Appendix M Three-phase Five-Level CHI based STATCOM with The Associated Proposed Control Scheme and MSHE-PWM N = 3/5 with Variable DC 
Voltage-Levels Technique 
 
 
Figure M-1. Model of three-phase five-level CHI based single-phase STATCOM controlled by the associated proposed control scheme and MSHE-PWM 3/5 with variable DC voltage-levels technique 
under unbalanced load condition. 
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